blob: 5d0463943061dfeb9aa4a4feae9f72077797b725 [file] [log] [blame]
Michal Simekb9ae59f2022-08-31 13:05:57 +02001Xilinx Versal NET
2=================
3
4Trusted Firmware-A implements the EL3 firmware layer for Xilinx Versal NET.
5The platform only uses the runtime part of TF-A as Xilinx Versal NET already
6has a BootROM (BL1) and PMC FW (BL2).
7
8BL31 is TF-A.
9BL32 is an optional Secure Payload.
10BL33 is the non-secure world software (U-Boot, Linux etc).
11
12To build:
13```bash
14make RESET_TO_BL31=1 CROSS_COMPILE=aarch64-none-elf- PLAT=versal_net bl31
15```
16
Akshay Belsare50a29682023-01-18 15:54:12 +053017To build TF-A for JTAG DCC console:
18```bash
19make RESET_TO_BL31=1 CROSS_COMPILE=aarch64-none-elf- PLAT=versal_net VERSAL_NET_CONSOLE=dcc bl31
20```
21
Michal Simekb9ae59f2022-08-31 13:05:57 +020022Xilinx Versal NET platform specific build options
23-------------------------------------------------
24
25* `VERSAL_NET_ATF_MEM_BASE`: Specifies the base address of the bl31 binary.
26* `VERSAL_NET_ATF_MEM_SIZE`: Specifies the size of the memory region of the bl31 binary.
27* `VERSAL_NET_BL32_MEM_BASE`: Specifies the base address of the bl32 binary.
28* `VERSAL_NET_BL32_MEM_SIZE`: Specifies the size of the memory region of the bl32 binary.
29
30* `VERSAL_NET_CONSOLE`: Select the console driver. Options:
Akshay Belsare50a29682023-01-18 15:54:12 +053031 - `pl011`, `pl011_0`: ARM pl011 UART 0 (default)
Michal Simekb9ae59f2022-08-31 13:05:57 +020032 - `pl011_1` : ARM pl011 UART 1
Akshay Belsare50a29682023-01-18 15:54:12 +053033 - `dcc` : JTAG Debug Communication Channel(DCC)
Michal Simekb9ae59f2022-08-31 13:05:57 +020034
35* `TFA_NO_PM` : Platform Management support.
36 - 0 : Enable Platform Management (Default)
37 - 1 : Disable Platform Management