blob: 1e055c5996fea39b6fec9ff5c0e4cfcbb564abfc [file] [log] [blame]
Dan Handley9df48042015-03-19 18:58:55 +00001/*
Harrison Mutaib5e7d7e2023-10-18 09:58:48 +01002 * Copyright (c) 2015-2023, Arm Limited and Contributors. All rights reserved.
Dan Handley9df48042015-03-19 18:58:55 +00003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Dan Handley9df48042015-03-19 18:58:55 +00005 */
6
Antonio Nino Diaze0f90632018-12-14 00:18:21 +00007#include <string.h>
8
9#include <common/bl_common.h>
10#include <common/debug.h>
Antonio Nino Diaz326f56b2019-01-23 18:55:03 +000011#include <drivers/arm/css/css_scp.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000012#include <lib/mmio.h>
13#include <lib/utils.h>
Antonio Nino Diazbd7b7402019-01-25 14:30:04 +000014#include <plat/arm/common/plat_arm.h>
Antonio Nino Diaza320ecd2019-01-15 14:19:50 +000015#include <platform_def.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000016
Dan Handley9df48042015-03-19 18:58:55 +000017/* Weak definition may be overridden in specific CSS based platform */
Yatharth Kocharf9a0f162016-09-13 17:07:57 +010018#pragma weak plat_arm_bl2_handle_scp_bl2
Dan Handley9df48042015-03-19 18:58:55 +000019
20/*******************************************************************************
Juan Castilloa72b6472015-12-10 15:49:17 +000021 * Transfer SCP_BL2 from Trusted RAM using the SCP Download protocol.
Dan Handley9df48042015-03-19 18:58:55 +000022 * Return 0 on success, -1 otherwise.
23 ******************************************************************************/
Yatharth Kocharf9a0f162016-09-13 17:07:57 +010024int plat_arm_bl2_handle_scp_bl2(image_info_t *scp_bl2_image_info)
Dan Handley9df48042015-03-19 18:58:55 +000025{
26 int ret;
27
Juan Castilloa72b6472015-12-10 15:49:17 +000028 INFO("BL2: Initiating SCP_BL2 transfer to SCP\n");
Sandrine Bailleux04b66d82015-03-18 14:52:53 +000029
Soby Mathew73b7bf92017-05-03 12:58:41 +010030 ret = css_scp_boot_image_xfer((void *)scp_bl2_image_info->image_base,
Juan Castilloa72b6472015-12-10 15:49:17 +000031 scp_bl2_image_info->image_size);
Dan Handley9df48042015-03-19 18:58:55 +000032
33 if (ret == 0)
Soby Mathew73b7bf92017-05-03 12:58:41 +010034 ret = css_scp_boot_ready();
35
36 if (ret == 0)
Juan Castilloa72b6472015-12-10 15:49:17 +000037 INFO("BL2: SCP_BL2 transferred to SCP\n");
Dan Handley9df48042015-03-19 18:58:55 +000038 else
Juan Castilloa72b6472015-12-10 15:49:17 +000039 ERROR("BL2: SCP_BL2 transfer failure\n");
Dan Handley9df48042015-03-19 18:58:55 +000040
41 return ret;
42}
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000043
Soby Mathew1ced6b82017-06-12 12:37:10 +010044#if !CSS_USE_SCMI_SDS_DRIVER
Soby Mathewe9263d02017-11-15 12:05:28 +000045# if defined(EL3_PAYLOAD_BASE) || JUNO_AARCH32_EL3_RUNTIME
Soby Mathew1ced6b82017-06-12 12:37:10 +010046
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000047/*
48 * We need to override some of the platform functions when booting an EL3
Soby Mathewe9263d02017-11-15 12:05:28 +000049 * payload or SP_MIN on Juno AArch32. This needs to be done only for
50 * SCPI/BOM SCP systems as in case of SDS, the structures remain in memory and
51 * don't need to be overwritten.
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000052 */
53
54static unsigned int scp_boot_config;
55
Soby Mathew7d5a2e72018-01-10 15:59:31 +000056void bl2_early_platform_setup2(u_register_t arg0, u_register_t arg1,
57 u_register_t arg2, u_register_t arg3)
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000058{
Soby Mathew7d5a2e72018-01-10 15:59:31 +000059 arm_bl2_early_platform_setup((uintptr_t)arg0, (meminfo_t *)arg1);
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000060
Juan Castilloa72b6472015-12-10 15:49:17 +000061 /* Save SCP Boot config before it gets overwritten by SCP_BL2 loading */
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000062 scp_boot_config = mmio_read_32(SCP_BOOT_CFG_ADDR);
63 VERBOSE("BL2: Saved SCP Boot config = 0x%x\n", scp_boot_config);
64}
65
66void bl2_platform_setup(void)
67{
68 arm_bl2_platform_setup();
69
70 /*
71 * Before releasing the AP cores out of reset, the SCP writes some data
72 * at the beginning of the Trusted SRAM. It is is overwritten before
73 * reaching this function. We need to restore this data, as if the
74 * target had just come out of reset. This implies:
Roberto Vargas0b52e782017-08-30 08:24:48 +010075 * - zeroing the first 128 bytes of Trusted SRAM using zeromem instead
76 * of zero_normalmem since this is device memory.
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000077 * - restoring the SCP boot configuration.
78 */
79 VERBOSE("BL2: Restoring SCP reset data in Trusted SRAM\n");
Roberto Vargas0b52e782017-08-30 08:24:48 +010080 zeromem((void *) ARM_SHARED_RAM_BASE, 128);
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000081 mmio_write_32(SCP_BOOT_CFG_ADDR, scp_boot_config);
82}
Soby Mathew1ced6b82017-06-12 12:37:10 +010083
84# endif /* EL3_PAYLOAD_BASE */
85
86#endif /* CSS_USE_SCMI_SDS_DRIVER */
Harrison Mutaib5e7d7e2023-10-18 09:58:48 +010087
88int bl2_plat_handle_post_image_load(unsigned int image_id)
89{
90 return arm_bl2_plat_handle_post_image_load(image_id);
91}