blob: e24a6217ede5478d92451c31451f8ee8d79e721d [file] [log] [blame]
Sona Mathew7fe03522022-11-18 18:05:38 -06001/*
2 * Copyright (c) 2023, Arm Limited and Contributors. All rights reserved.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#ifndef ERRATA_CPUSPEC_H
8#define ERRATA_CPUSPEC_H
9
10#include <stdint.h>
11#include <arch_helpers.h>
12
13#if __aarch64__
14#include <cortex_a35.h>
15#include <cortex_a510.h>
16#include <cortex_a53.h>
17#include <cortex_a57.h>
18#include <cortex_a55.h>
19#include <cortex_a710.h>
20#include <cortex_a72.h>
21#include <cortex_a73.h>
22#include <cortex_a75.h>
23#include <cortex_a76.h>
24#include <cortex_a77.h>
25#include <cortex_a78.h>
26#include <cortex_a78_ae.h>
27#include <cortex_a78c.h>
Harrison Mutaie5004c12023-05-23 17:28:03 +010028#include <cortex_a715.h>
Sona Mathew7fe03522022-11-18 18:05:38 -060029#include <cortex_x1.h>
30#include <cortex_x2.h>
Sona Mathew0592cfc2023-09-06 15:32:12 -050031#include <cortex_x3.h>
Sona Mathew7fe03522022-11-18 18:05:38 -060032#include <neoverse_n1.h>
33#include <neoverse_n2.h>
34#include <neoverse_v1.h>
35#include <neoverse_v2.h>
36#else
37#include <cortex_a15.h>
38#include <cortex_a17.h>
39#include <cortex_a57.h>
40#include <cortex_a9.h>
41#endif
42
Arvind Ram Prakash465f93b2023-07-05 17:24:23 -050043#define MAX_ERRATA_ENTRIES 32
Sona Mathew7fe03522022-11-18 18:05:38 -060044
45#define ERRATA_LIST_END (MAX_ERRATA_ENTRIES - 1)
46
Sona Mathewc5b386d2023-03-14 16:50:36 -050047/* Default values for unused memory in the array */
48#define UNDEF_ERRATA {UINT_MAX, UCHAR_MAX, UCHAR_MAX, false, false}
Sona Mathew7fe03522022-11-18 18:05:38 -060049
50#define EXTRACT_PARTNUM(x) ((x >> MIDR_PN_SHIFT) & MIDR_PN_MASK)
51
52#define RXPX_RANGE(x, y, z) (((x >= y) && (x <= z)) ? true : false)
53
54/*
55 * CPU specific values for errata handling
56 */
Sona Mathew7fe03522022-11-18 18:05:38 -060057struct em_cpu{
58 unsigned int em_errata_id;
59 unsigned char em_rxpx_lo; /* lowest revision of errata applicable for the cpu */
60 unsigned char em_rxpx_hi; /* highest revision of errata applicable for the cpu */
61 bool errata_enabled; /* indicate if errata enabled */
Sona Mathew5a4c9fc2023-03-14 14:02:03 -050062 /* flag to indicate if errata query is based out of non-arm interconnect */
63 bool non_arm_interconnect;
Sona Mathew7fe03522022-11-18 18:05:38 -060064};
65
66struct em_cpu_list{
67 /* field to hold cpu specific part number defined in midr reg */
68 unsigned long cpu_partnumber;
69 struct em_cpu cpu_errata_list[MAX_ERRATA_ENTRIES];
70};
71
72int32_t verify_errata_implemented(uint32_t errata_id, uint32_t forward_flag);
73#endif /* ERRATA_CPUSPEC_H */