blob: 7c820fd1ae681f5ef79c8e48761d7e0e29ab08c4 [file] [log] [blame]
Jens Wiklander52c798e2015-12-07 14:37:10 +01001/*
2 * Copyright (c) 2015-2016, ARM Limited and Contributors. All rights reserved.
3 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Jens Wiklander52c798e2015-12-07 14:37:10 +01005 */
6
7#include <arch.h>
8#include <arch_helpers.h>
9#include <assert.h>
10#include <bl_common.h>
11#include <console.h>
12#include <platform_def.h>
13#include "qemu_private.h"
14
Jens Wiklander52c798e2015-12-07 14:37:10 +010015/*******************************************************************************
16 * Declarations of linker defined symbols which will tell us where BL1 lives
17 * in Trusted RAM
18 ******************************************************************************/
19extern uint64_t __BL1_RAM_START__;
20extern uint64_t __BL1_RAM_END__;
21#define BL1_RAM_BASE (uint64_t)(&__BL1_RAM_START__)
22#define BL1_RAM_LIMIT (uint64_t)(&__BL1_RAM_END__)
23
24/* Data structure which holds the extents of the trusted SRAM for BL1*/
25static meminfo_t bl1_tzram_layout;
26
27
28meminfo_t *bl1_plat_sec_mem_layout(void)
29{
30 return &bl1_tzram_layout;
31}
32
33/*******************************************************************************
34 * Perform any BL1 specific platform actions.
35 ******************************************************************************/
36void bl1_early_platform_setup(void)
37{
Jens Wiklander52c798e2015-12-07 14:37:10 +010038 /* Initialize the console to provide early debug support */
39 console_init(PLAT_QEMU_BOOT_UART_BASE, PLAT_QEMU_BOOT_UART_CLK_IN_HZ,
40 PLAT_QEMU_CONSOLE_BAUDRATE);
41
42 /* Allow BL1 to see the whole Trusted RAM */
43 bl1_tzram_layout.total_base = BL_RAM_BASE;
44 bl1_tzram_layout.total_size = BL_RAM_SIZE;
45
Fu Weic2f78442017-05-27 21:21:42 +080046#if !LOAD_IMAGE_V2
Jens Wiklander52c798e2015-12-07 14:37:10 +010047 /* Calculate how much RAM BL1 is using and how much remains free */
48 bl1_tzram_layout.free_base = BL_RAM_BASE;
49 bl1_tzram_layout.free_size = BL_RAM_SIZE;
50 reserve_mem(&bl1_tzram_layout.free_base, &bl1_tzram_layout.free_size,
Fu Weic2f78442017-05-27 21:21:42 +080051 BL1_RAM_BASE, BL1_RAM_LIMIT - BL1_RAM_BASE);
52#endif /* !LOAD_IMAGE_V2 */
Jens Wiklander52c798e2015-12-07 14:37:10 +010053}
54
55/******************************************************************************
56 * Perform the very early platform specific architecture setup. This only
57 * does basic initialization. Later architectural setup (bl1_arch_setup())
58 * does not do anything platform specific.
59 *****************************************************************************/
Etienne Carriere911de8c2018-02-02 13:23:22 +010060#ifdef AARCH32
61#define QEMU_CONFIGURE_BL1_MMU(...) qemu_configure_mmu_secure(__VA_ARGS__)
62#else
63#define QEMU_CONFIGURE_BL1_MMU(...) qemu_configure_mmu_el3(__VA_ARGS__)
64#endif
65
Jens Wiklander52c798e2015-12-07 14:37:10 +010066void bl1_plat_arch_setup(void)
67{
Etienne Carriere911de8c2018-02-02 13:23:22 +010068 QEMU_CONFIGURE_BL1_MMU(bl1_tzram_layout.total_base,
Jens Wiklander52c798e2015-12-07 14:37:10 +010069 bl1_tzram_layout.total_size,
70 BL1_RO_BASE, BL1_RO_LIMIT,
Masahiro Yamada0fac5af2016-12-28 16:11:41 +090071 BL_COHERENT_RAM_BASE, BL_COHERENT_RAM_END);
Jens Wiklander52c798e2015-12-07 14:37:10 +010072}
73
74void bl1_platform_setup(void)
75{
76 plat_qemu_io_setup();
77}
78
Fu Weic2f78442017-05-27 21:21:42 +080079#if !LOAD_IMAGE_V2
Jens Wiklander52c798e2015-12-07 14:37:10 +010080/*******************************************************************************
81 * Function that takes a memory layout into which BL2 has been loaded and
82 * populates a new memory layout for BL2 that ensures that BL1's data sections
83 * resident in secure RAM are not visible to BL2.
84 ******************************************************************************/
85void bl1_init_bl2_mem_layout(const meminfo_t *bl1_mem_layout,
86 meminfo_t *bl2_mem_layout)
87{
88 const size_t bl1_size = BL1_RAM_LIMIT - BL1_RAM_BASE;
89
90 assert(bl1_mem_layout != NULL);
91 assert(bl2_mem_layout != NULL);
92
93 /* Check that BL1's memory is lying outside of the free memory */
94 assert((BL1_RAM_LIMIT <= bl1_mem_layout->free_base) ||
95 (BL1_RAM_BASE >= (bl1_mem_layout->free_base +
96 bl1_mem_layout->free_size)));
97
98 /* Remove BL1 RW data from the scope of memory visible to BL2 */
99 *bl2_mem_layout = *bl1_mem_layout;
100 reserve_mem(&bl2_mem_layout->total_base,
101 &bl2_mem_layout->total_size,
102 BL1_RAM_BASE,
103 bl1_size);
104
105 flush_dcache_range((unsigned long)bl2_mem_layout, sizeof(meminfo_t));
106}
107
108/*******************************************************************************
109 * Before calling this function BL2 is loaded in memory and its entrypoint
110 * is set by load_image. This is a placeholder for the platform to change
111 * the entrypoint of BL2 and set SPSR and security state.
112 * On ARM standard platforms we only set the security state of the entrypoint
113 ******************************************************************************/
114void bl1_plat_set_bl2_ep_info(image_info_t *bl2_image,
115 entry_point_info_t *bl2_ep)
116{
117 SET_SECURITY_STATE(bl2_ep->h.attr, SECURE);
118 bl2_ep->spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS);
119}
Fu Weic2f78442017-05-27 21:21:42 +0800120#endif /* !LOAD_IMAGE_V2 */