blob: 6edfa099d886dd52e108848950b1b3245d6c5fd2 [file] [log] [blame]
Soby Mathew3b5156e2017-10-05 12:27:33 +01001/*
2 * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6#ifndef __ARM_COMMON_LD_S__
7#define __ARM_COMMON_LD_S__
8
Antonio Nino Diaz2ce2b092017-11-15 11:45:35 +00009#include <xlat_tables_defs.h>
10
Soby Mathew3b5156e2017-10-05 12:27:33 +010011MEMORY {
12 EL3_SEC_DRAM (rw): ORIGIN = ARM_EL3_TZC_DRAM1_BASE, LENGTH = ARM_EL3_TZC_DRAM1_SIZE
13}
14
15SECTIONS
16{
17 . = ARM_EL3_TZC_DRAM1_BASE;
Antonio Nino Diaz2ce2b092017-11-15 11:45:35 +000018 ASSERT(. == ALIGN(PAGE_SIZE),
Soby Mathew3b5156e2017-10-05 12:27:33 +010019 "ARM_EL3_TZC_DRAM_BASE address is not aligned on a page boundary.")
Antonio Nino Diaz2ce2b092017-11-15 11:45:35 +000020 el3_tzc_dram (NOLOAD) : ALIGN(PAGE_SIZE) {
Soby Mathew3b5156e2017-10-05 12:27:33 +010021 __EL3_SEC_DRAM_START__ = .;
22 *(arm_el3_tzc_dram)
23 __EL3_SEC_DRAM_UNALIGNED_END__ = .;
24
Antonio Nino Diaz2ce2b092017-11-15 11:45:35 +000025 . = NEXT(PAGE_SIZE);
Soby Mathew3b5156e2017-10-05 12:27:33 +010026 __EL3_SEC_DRAM_END__ = .;
27 } >EL3_SEC_DRAM
28}
29
30#endif /* __ARM_COMMON_LD_S__ */