blob: ce673a138f1585cb9cdf5ad2c35a41b8b431e243 [file] [log] [blame]
Konstantin Porotchkinee4fa952018-10-08 16:50:54 +03001/*
2 * Copyright (C) 2016 Marvell International Ltd.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 * https://spdx.org/licenses
6 */
7
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +00008#ifndef A3700_CONSOLE_H
9#define A3700_CONSOLE_H
Konstantin Porotchkinee4fa952018-10-08 16:50:54 +030010
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000011#include <drivers/console.h>
Pali Rohár82602c92021-11-15 12:24:56 +010012#include <platform_def.h>
Konstantin Porotchkind8e39572018-11-14 17:15:08 +020013
Konstantin Porotchkinee4fa952018-10-08 16:50:54 +030014/* MVEBU UART Registers */
15#define UART_RX_REG 0x00
16#define UART_TX_REG 0x04
17#define UART_CTRL_REG 0x08
18#define UART_STATUS_REG 0x0c
19#define UART_BAUD_REG 0x10
20#define UART_POSSR_REG 0x14
21
22/* FIFO Control Register bits */
23#define UARTFCR_FIFOMD_16450 (0 << 6)
24#define UARTFCR_FIFOMD_16550 (1 << 6)
25#define UARTFCR_RXTRIG_1 (0 << 6)
26#define UARTFCR_RXTRIG_4 (1 << 6)
27#define UARTFCR_RXTRIG_8 (2 << 6)
28#define UARTFCR_RXTRIG_16 (3 << 6)
29#define UARTFCR_TXTRIG_1 (0 << 4)
30#define UARTFCR_TXTRIG_4 (1 << 4)
31#define UARTFCR_TXTRIG_8 (2 << 4)
32#define UARTFCR_TXTRIG_16 (3 << 4)
33#define UARTFCR_DMAEN (1 << 3) /* Enable DMA mode */
34#define UARTFCR_TXCLR (1 << 2) /* Clear contents of Tx FIFO */
35#define UARTFCR_RXCLR (1 << 1) /* Clear contents of Rx FIFO */
36#define UARTFCR_FIFOEN (1 << 0) /* Enable the Tx/Rx FIFO */
37
38/* Line Control Register bits */
39#define UARTLCR_DLAB (1 << 7) /* Divisor Latch Access */
40#define UARTLCR_SETB (1 << 6) /* Set BREAK Condition */
41#define UARTLCR_SETP (1 << 5) /* Set Parity to LCR[4] */
42#define UARTLCR_EVEN (1 << 4) /* Even Parity Format */
43#define UARTLCR_PAR (1 << 3) /* Parity */
44#define UARTLCR_STOP (1 << 2) /* Stop Bit */
45#define UARTLCR_WORDSZ_5 0 /* Word Length of 5 */
46#define UARTLCR_WORDSZ_6 1 /* Word Length of 6 */
47#define UARTLCR_WORDSZ_7 2 /* Word Length of 7 */
48#define UARTLCR_WORDSZ_8 3 /* Word Length of 8 */
49
50/* Line Status Register bits */
51#define UARTLSR_TXFIFOFULL (1 << 11) /* Tx Fifo Full */
Pali Rohár10d330f2021-01-18 12:52:55 +010052#define UARTLSR_TXEMPTY (1 << 6) /* Tx Empty */
Pali Rohár6291f552021-01-18 12:39:25 +010053#define UARTLSR_RXRDY (1 << 4) /* Rx Ready */
Konstantin Porotchkinee4fa952018-10-08 16:50:54 +030054
55/* UART Control Register bits */
56#define UART_CTRL_RXFIFO_RESET (1 << 14)
57#define UART_CTRL_TXFIFO_RESET (1 << 15)
Konstantin Porotchkinee4fa952018-10-08 16:50:54 +030058
Julius Werner53456fc2019-07-09 13:49:11 -070059#ifndef __ASSEMBLER__
Konstantin Porotchkind8e39572018-11-14 17:15:08 +020060
61#include <stdint.h>
62
Konstantin Porotchkind8e39572018-11-14 17:15:08 +020063/*
64 * Initialize a new a3700 console instance and register it with the console
65 * framework. The |console| pointer must point to storage that will be valid
66 * for the lifetime of the console, such as a global or static local variable.
67 * Its contents will be reinitialized from scratch.
68 */
69int console_a3700_register(uintptr_t baseaddr, uint32_t clock, uint32_t baud,
Andre Przywara0342f402020-01-25 00:58:35 +000070 console_t *console);
Konstantin Porotchkind8e39572018-11-14 17:15:08 +020071
Julius Werner53456fc2019-07-09 13:49:11 -070072#endif /*__ASSEMBLER__*/
Konstantin Porotchkind8e39572018-11-14 17:15:08 +020073
74#endif /* A3700_CONSOLE_H */