Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 28c1c78042a4bb125b8bb7b3c2b40f8c2c47114a / . / plat / intel / soc / stratix10 / platform.mk
blob: 6bc96fb6cd5ec887b8a0d83cc16e7684dd0a9d4a [file] [log] [blame]
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]1#
Arvind Ram Prakash11b9b492022-11-22 14:41:00 -0600[diff] [blame]2# Copyright (c) 2019-2023, ARM Limited and Contributors. All rights reserved.
Abdul Halim, Muhammad Hadi Asyrafif3a5d022020-06-29 12:15:27 +0800[diff] [blame]3# Copyright (c) 2019-2022, Intel Corporation. All rights reserved.
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]4#
5# SPDX-License-Identifier: BSD-3-Clause
6#
7
8PLAT_INCLUDES := \
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]9 -Iplat/intel/soc/stratix10/include/ \
Hadi Asyrafi309ac012019-08-01 14:48:39 +0800[diff] [blame]10 -Iplat/intel/soc/common/drivers/ \
11 -Iplat/intel/soc/common/include/
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]12
Abdul Halim, Muhammad Hadi Asyrafi0ae8d9a2020-08-19 14:50:01 +0800[diff] [blame]13# Include GICv2 driver files
14include drivers/arm/gic/v2/gicv2.mk
15AGX_GICv2_SOURCES := \
16 ${GICV2_SOURCES} \
17 plat/common/plat_gicv2.c
18
19
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]20PLAT_BL_COMMON_SOURCES := \
Abdul Halim, Muhammad Hadi Asyrafi0ae8d9a2020-08-19 14:50:01 +0800[diff] [blame]21 ${AGX_GICv2_SOURCES} \
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]22 drivers/delay_timer/delay_timer.c \
23 drivers/delay_timer/generic_delay_timer.c \
24 drivers/ti/uart/aarch64/16550_console.S \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]25 lib/xlat_tables/aarch64/xlat_tables.c \
26 lib/xlat_tables/xlat_tables_common.c \
Hadi Asyrafi309ac012019-08-01 14:48:39 +0800[diff] [blame]27 plat/intel/soc/common/aarch64/platform_common.c \
Chee Hong Ang64740962020-05-11 00:55:01 +0800[diff] [blame]28 plat/intel/soc/common/aarch64/plat_helpers.S \
Abdul Halim, Muhammad Hadi Asyrafi2f94ca42020-08-05 22:40:46 +0800[diff] [blame]29 plat/intel/soc/common/socfpga_delay_timer.c \
30 plat/intel/soc/common/soc/socfpga_firewall.c
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]31
32BL2_SOURCES += \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]33 common/desc_image_load.c \
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]34 drivers/mmc/mmc.c \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]35 drivers/intel/soc/stratix10/io/s10_memmap_qspi.c \
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]36 drivers/io/io_storage.c \
37 drivers/io/io_block.c \
38 drivers/io/io_fip.c \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]39 drivers/partition/partition.c \
40 drivers/partition/gpt.c \
41 drivers/synopsys/emmc/dw_mmc.c \
42 lib/cpus/aarch64/cortex_a53.S \
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]43 plat/intel/soc/stratix10/bl2_plat_setup.c \
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]44 plat/intel/soc/stratix10/soc/s10_clock_manager.c \
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]45 plat/intel/soc/stratix10/soc/s10_memory_controller.c \
Sieu Mun Tange026eea2022-05-05 23:42:55 +0800[diff] [blame]46 plat/intel/soc/stratix10/soc/s10_mmc.c \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]47 plat/intel/soc/stratix10/soc/s10_pinmux.c \
BenjaminLimJLa4a43272022-04-06 10:19:16 +0800[diff] [blame]48 plat/intel/soc/common/bl2_plat_mem_params_desc.c \
Hadi Asyrafi6a240c72019-08-01 15:21:20 +0800[diff] [blame]49 plat/intel/soc/common/socfpga_image_load.c \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]50 plat/intel/soc/common/socfpga_storage.c \
Tien Hock, Loh8d9e8912019-10-02 13:49:25 +0800[diff] [blame]51 plat/intel/soc/common/soc/socfpga_emac.c \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]52 plat/intel/soc/common/soc/socfpga_handoff.c \
Hadi Asyrafi6f8a2b22019-10-23 18:34:14 +0800[diff] [blame]53 plat/intel/soc/common/soc/socfpga_mailbox.c \
Hadi Asyrafi67cb0ea2019-12-23 13:25:33 +0800[diff] [blame]54 plat/intel/soc/common/soc/socfpga_reset_manager.c \
Hadi Asyrafic461add2019-06-12 11:24:12 +0800[diff] [blame]55 plat/intel/soc/common/drivers/qspi/cadence_qspi.c \
56 plat/intel/soc/common/drivers/wdt/watchdog.c
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]57
Rohit Nerdce970c2022-05-11 03:18:31 -0700[diff] [blame]58include lib/zlib/zlib.mk
59PLAT_INCLUDES += -Ilib/zlib
60BL2_SOURCES += $(ZLIB_SOURCES)
61
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]62BL31_SOURCES += \
63 drivers/arm/cci/cci.c \
64 lib/cpus/aarch64/aem_generic.S \
Tien Hock, Lohab34f742019-02-26 09:25:14 +0800[diff] [blame]65 lib/cpus/aarch64/cortex_a53.S \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]66 plat/common/plat_psci_common.c \
BenjaminLimJLa4a43272022-04-06 10:19:16 +0800[diff] [blame]67 plat/intel/soc/stratix10/soc/s10_clock_manager.c \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]68 plat/intel/soc/stratix10/bl31_plat_setup.c \
69 plat/intel/soc/common/socfpga_psci.c \
70 plat/intel/soc/common/socfpga_sip_svc.c \
Sieu Mun Tang044ed482022-05-11 10:45:19 +0800[diff] [blame]71 plat/intel/soc/common/socfpga_sip_svc_v2.c \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]72 plat/intel/soc/common/socfpga_topology.c \
Sieu Mun Tangdbcc2cf2022-03-07 12:13:04 +0800[diff] [blame]73 plat/intel/soc/common/sip/socfpga_sip_ecc.c \
Sieu Mun Tang9f22cbf2022-03-02 11:04:09 +0800[diff] [blame]74 plat/intel/soc/common/sip/socfpga_sip_fcs.c \
Hadi Asyrafi5ae876f2019-10-23 17:58:06 +0800[diff] [blame]75 plat/intel/soc/common/soc/socfpga_mailbox.c \
Hadi Asyrafi36a9f302019-12-24 10:42:52 +0800[diff] [blame]76 plat/intel/soc/common/soc/socfpga_reset_manager.c
Loh Tien Hock59400a42019-02-04 16:17:24 +0800[diff] [blame]77
78PROGRAMMABLE_RESET_ADDRESS := 0
Arvind Ram Prakash11b9b492022-11-22 14:41:00 -0600[diff] [blame]79RESET_TO_BL2 := 1
Tien Hock, Lohab34f742019-02-26 09:25:14 +0800[diff] [blame]80USE_COHERENT_MEM := 1