blob: 9469e9ad90357f6852f530f8141fd1d63b7d676e [file] [log] [blame]
Usama Ariff1513622021-04-09 17:07:41 +01001TC Total Compute Platform
Usama Arifbec5afd2020-04-17 16:13:39 +01002==========================
3
Usama Ariff1513622021-04-09 17:07:41 +01004Some of the features of TC platform referenced in TF-A include:
Usama Arifbec5afd2020-04-17 16:13:39 +01005
6- A `System Control Processor <https://github.com/ARM-software/SCP-firmware>`_
7 to abstract power and system management tasks away from application
8 processors. The RAM firmware for SCP is included in the TF-A FIP and is
9 loaded by AP BL2 from FIP in flash to SRAM for copying by SCP (SCP has access
10 to AP SRAM).
11- GICv4
12- Trusted Board Boot
13- SCMI
14- MHUv2
15
Rupinderjit Singh820b3b62022-04-04 17:28:41 +010016Currently, the main difference between TC0 (TARGET_PLATFORM=0), TC1
17(TARGET_PLATFORM=1), TC2 (TARGET_PLATFORM=2) platforms w.r.t to TF-A
18is the CPUs supported as below:
Usama Ariff1513622021-04-09 17:07:41 +010019
Daniel Boulby1f7786b2023-06-22 15:26:07 +010020- TC0 has support for Cortex A510, Cortex A710 and Cortex X2. (Note TC0 is now deprecated)
Manish V Badarkhec7570d12023-11-20 18:25:49 +000021- TC1 has support for Cortex A510, Cortex A715 and Cortex X3. (Note TC1 is now deprecated)
Govindraj Rajaca3caf02023-06-28 08:49:21 -050022- TC2 has support for Cortex A520, Cortex A720 and Cortex x4.
Usama Ariff1513622021-04-09 17:07:41 +010023
Usama Arifbec5afd2020-04-17 16:13:39 +010024Boot Sequence
25-------------
26
27The execution begins from SCP_BL1. SCP_BL1 powers up the AP which starts
28executing AP_BL1 and then executes AP_BL2 which loads the SCP_BL2 from
29FIP to SRAM. The SCP has access to AP SRAM. The address and size of SCP_BL2
30is communicated to SCP using SDS. SCP copies SCP_BL2 from SRAM to its own
31RAM and starts executing it. The AP then continues executing the rest of TF-A
32stages including BL31 runtime stage and hands off executing to
33Non-secure world (u-boot).
34
35Build Procedure (TF-A only)
36~~~~~~~~~~~~~~~~~~~~~~~~~~~
37
Rupinderjit Singh820b3b62022-04-04 17:28:41 +010038- Obtain `Arm toolchain`_ and set the CROSS_COMPILE environment variable to
39 point to the toolchain folder.
Usama Arifbec5afd2020-04-17 16:13:39 +010040
41- Build TF-A:
42
43 .. code:: shell
44
Usama Ariff1513622021-04-09 17:07:41 +010045 make PLAT=tc BL33=<path_to_uboot.bin> \
Rupinderjit Singh820b3b62022-04-04 17:28:41 +010046 SCP_BL2=<path_to_scp_ramfw.bin> TARGET_PLATFORM={0,1,2} all fip
Usama Arifbec5afd2020-04-17 16:13:39 +010047
48 Enable TBBR by adding the following options to the make command:
49
50 .. code:: shell
51
52 MBEDTLS_DIR=<path_to_mbedtls_directory> \
53 TRUSTED_BOARD_BOOT=1 \
54 GENERATE_COT=1 \
55 ARM_ROTPK_LOCATION=devel_rsa \
56 ROT_KEY=plat/arm/board/common/rotpk/arm_rotprivk_rsa.pem
57
Rupinderjit Singh820b3b62022-04-04 17:28:41 +010058--------------
59
Govindraj Raja37012fb2023-06-23 11:28:05 -050060*Copyright (c) 2020-2023, Arm Limited. All rights reserved.*
Rupinderjit Singh820b3b62022-04-04 17:28:41 +010061
62.. _Arm Toolchain: https://developer.arm.com/tools-and-software/open-source-software/developer-tools/gnu-toolchain/downloads