blob: 9fa16fdee643be56e6d4abd6ff769af86a6a528e [file] [log] [blame]
Michal Simek2a47faa2023-04-14 08:43:51 +02001# Copyright (c) 2018-2022, Arm Limited and Contributors. All rights reserved.
Michal Simek91794362022-08-31 16:45:14 +02002# Copyright (c) 2021-2022, Xilinx, Inc. All rights reserved.
Jay Buddhabhatti26e138a2022-12-21 23:03:35 -08003# Copyright (c) 2022-2023, Advanced Micro Devices, Inc. All rights reserved.
Michal Simek91794362022-08-31 16:45:14 +02004#
5# SPDX-License-Identifier: BSD-3-Clause
6
7PLAT_PATH := plat/xilinx/versal_net
8
Akshay Belsarecbb0c232022-10-11 15:12:02 +05309# A78 Erratum for SoC
10ERRATA_A78_AE_1941500 := 1
11ERRATA_A78_AE_1951502 := 1
12ERRATA_A78_AE_2376748 := 1
13ERRATA_A78_AE_2395408 := 1
14
Michal Simek91794362022-08-31 16:45:14 +020015override PROGRAMMABLE_RESET_ADDRESS := 1
16PSCI_EXTENDED_STATE_ID := 1
17SEPARATE_CODE_AND_RODATA := 1
18override RESET_TO_BL31 := 1
19PL011_GENERIC_UART := 1
Prasad Kummari4837d742023-05-15 11:03:37 +053020IPI_CRC_CHECK := 0
Michal Simek91794362022-08-31 16:45:14 +020021GIC_ENABLE_V4_EXTN := 0
22GICV3_SUPPORT_GIC600 := 1
Jay Buddhabhattic6daff02022-09-05 02:56:32 -070023TFA_NO_PM := 0
Michal Simek91794362022-08-31 16:45:14 +020024
25override CTX_INCLUDE_AARCH32_REGS := 0
26
Jay Buddhabhattic6daff02022-09-05 02:56:32 -070027ifdef TFA_NO_PM
28 $(eval $(call add_define,TFA_NO_PM))
29endif
30
Michal Simek91794362022-08-31 16:45:14 +020031ifdef VERSAL_NET_ATF_MEM_BASE
32 $(eval $(call add_define,VERSAL_NET_ATF_MEM_BASE))
33
34 ifndef VERSAL_NET_ATF_MEM_SIZE
35 $(error "VERSAL_NET_ATF_BASE defined without VERSAL_NET_ATF_SIZE")
36 endif
37 $(eval $(call add_define,VERSAL_NET_ATF_MEM_SIZE))
38
39 ifdef VERSAL_NET_ATF_MEM_PROGBITS_SIZE
40 $(eval $(call add_define,VERSAL_NET_ATF_MEM_PROGBITS_SIZE))
41 endif
42endif
43
44ifdef VERSAL_NET_BL32_MEM_BASE
45 $(eval $(call add_define,VERSAL_NET_BL32_MEM_BASE))
46
47 ifndef VERSAL_NET_BL32_MEM_SIZE
48 $(error "VERSAL_NET_BL32_BASE defined without VERSAL_NET_BL32_SIZE")
49 endif
50 $(eval $(call add_define,VERSAL_NET_BL32_MEM_SIZE))
51endif
52
Prasad Kummari4837d742023-05-15 11:03:37 +053053ifdef IPI_CRC_CHECK
54 $(eval $(call add_define,IPI_CRC_CHECK))
55endif
56
Michal Simek91794362022-08-31 16:45:14 +020057USE_COHERENT_MEM := 0
58HW_ASSISTED_COHERENCY := 1
59
60VERSAL_NET_CONSOLE ?= pl011
Akshay Belsare50a29682023-01-18 15:54:12 +053061ifeq (${VERSAL_NET_CONSOLE}, $(filter ${VERSAL_NET_CONSOLE},pl011 pl011_0 pl011_1 dcc))
Akshay Belsare0babc5f2023-01-13 14:40:37 +053062else
63 $(error Please define VERSAL_NET_CONSOLE)
64endif
65
Michal Simek91794362022-08-31 16:45:14 +020066$(eval $(call add_define_val,VERSAL_NET_CONSOLE,VERSAL_NET_CONSOLE_ID_${VERSAL_NET_CONSOLE}))
67
Amit Nagalefefcd42023-07-10 10:43:29 +053068ifdef XILINX_OF_BOARD_DTB_ADDR
69$(eval $(call add_define,XILINX_OF_BOARD_DTB_ADDR))
70endif
71
Michal Simek91794362022-08-31 16:45:14 +020072PLAT_INCLUDES := -Iinclude/plat/arm/common/ \
73 -Iplat/xilinx/common/include/ \
Michal Simekaa5443e2022-09-19 14:04:55 +020074 -Iplat/xilinx/common/ipi_mailbox_service/ \
Michal Simekdc708ac2022-09-19 13:52:54 +020075 -I${PLAT_PATH}/include/ \
76 -Iplat/xilinx/versal/pm_service/
Michal Simek91794362022-08-31 16:45:14 +020077
78# Include GICv3 driver files
79include drivers/arm/gic/v3/gicv3.mk
80include lib/xlat_tables_v2/xlat_tables.mk
81include lib/libfdt/libfdt.mk
82
83PLAT_BL_COMMON_SOURCES := \
Akshay Belsare50a29682023-01-18 15:54:12 +053084 drivers/arm/dcc/dcc_console.c \
Michal Simek91794362022-08-31 16:45:14 +020085 drivers/delay_timer/delay_timer.c \
86 drivers/delay_timer/generic_delay_timer.c \
87 ${GICV3_SOURCES} \
88 drivers/arm/pl011/aarch64/pl011_console.S \
Michal Simek23551e82023-09-18 10:14:10 +020089 plat/common/aarch64/crash_console_helpers.S \
Michal Simek91794362022-08-31 16:45:14 +020090 plat/arm/common/arm_common.c \
91 plat/common/plat_gicv3.c \
92 ${PLAT_PATH}/aarch64/versal_net_helpers.S \
93 ${PLAT_PATH}/aarch64/versal_net_common.c
94
95BL31_SOURCES += drivers/arm/cci/cci.c \
96 lib/cpus/aarch64/cortex_a78_ae.S \
97 lib/cpus/aarch64/cortex_a78.S \
Jay Buddhabhattic6daff02022-09-05 02:56:32 -070098 plat/common/plat_psci_common.c
99ifeq ($(TFA_NO_PM), 0)
Jay Buddhabhatti26e138a2022-12-21 23:03:35 -0800100BL31_SOURCES += plat/xilinx/common/pm_service/pm_api_sys.c \
Jay Buddhabhattic6daff02022-09-05 02:56:32 -0700101 plat/xilinx/common/pm_service/pm_ipi.c \
102 ${PLAT_PATH}/plat_psci_pm.c \
Jay Buddhabhatti26e138a2022-12-21 23:03:35 -0800103 plat/xilinx/common/pm_service/pm_svc_main.c \
Jay Buddhabhattic6daff02022-09-05 02:56:32 -0700104 ${PLAT_PATH}/pm_service/pm_client.c \
105 ${PLAT_PATH}/versal_net_ipi.c
106else
107BL31_SOURCES += ${PLAT_PATH}/plat_psci.c
108endif
Amit Nagalefefcd42023-07-10 10:43:29 +0530109BL31_SOURCES += plat/xilinx/common/plat_fdt.c \
110 plat/xilinx/common/plat_startup.c \
Michal Simekaa5443e2022-09-19 14:04:55 +0200111 plat/xilinx/common/ipi.c \
112 plat/xilinx/common/ipi_mailbox_service/ipi_mailbox_svc.c \
Akshay Belsareff8e19b2023-04-03 16:18:00 +0530113 plat/xilinx/common/versal.c \
Michal Simek91794362022-08-31 16:45:14 +0200114 ${PLAT_PATH}/bl31_versal_net_setup.c \
115 ${PLAT_PATH}/plat_topology.c \
116 common/fdt_fixup.c \
117 ${LIBFDT_SRCS} \
118 ${PLAT_PATH}/sip_svc_setup.c \
119 ${PLAT_PATH}/versal_net_gicv3.c \
120 ${XLAT_TABLES_LIB_SRCS}