blob: 80bc53b83506868082df521d53949881f3408e16 [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Dan Handleye83b0ca2014-01-14 18:17:09 +00002 * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
31#ifndef __PSCI_H__
32#define __PSCI_H__
33
Soby Mathew523d6332015-01-08 18:02:19 +000034#include <bakery_lock.h>
35#include <platform_def.h> /* for PLATFORM_NUM_AFFS */
Dan Handley2bd4ef22014-04-09 13:14:54 +010036
Achin Gupta4f6ad662013-10-25 09:08:21 +010037/*******************************************************************************
Soby Mathew523d6332015-01-08 18:02:19 +000038 * Number of affinity instances whose state this psci imp. can track
39 ******************************************************************************/
40#ifdef PLATFORM_NUM_AFFS
41#define PSCI_NUM_AFFS PLATFORM_NUM_AFFS
42#else
43#define PSCI_NUM_AFFS (2 * PLATFORM_CORE_COUNT)
44#endif
45
46/*******************************************************************************
Achin Gupta4f6ad662013-10-25 09:08:21 +010047 * Defines for runtime services func ids
48 ******************************************************************************/
49#define PSCI_VERSION 0x84000000
50#define PSCI_CPU_SUSPEND_AARCH32 0x84000001
51#define PSCI_CPU_SUSPEND_AARCH64 0xc4000001
52#define PSCI_CPU_OFF 0x84000002
53#define PSCI_CPU_ON_AARCH32 0x84000003
54#define PSCI_CPU_ON_AARCH64 0xc4000003
55#define PSCI_AFFINITY_INFO_AARCH32 0x84000004
56#define PSCI_AFFINITY_INFO_AARCH64 0xc4000004
57#define PSCI_MIG_AARCH32 0x84000005
58#define PSCI_MIG_AARCH64 0xc4000005
59#define PSCI_MIG_INFO_TYPE 0x84000006
60#define PSCI_MIG_INFO_UP_CPU_AARCH32 0x84000007
61#define PSCI_MIG_INFO_UP_CPU_AARCH64 0xc4000007
Jeenu Viswambharan1814a3e2014-02-28 10:08:33 +000062#define PSCI_SYSTEM_OFF 0x84000008
Achin Gupta4f6ad662013-10-25 09:08:21 +010063#define PSCI_SYSTEM_RESET 0x84000009
Soby Mathew6cdddaf2015-01-07 11:10:22 +000064#define PSCI_FEATURES 0x8400000A
65
66/* Macro to help build the psci capabilities bitfield */
67#define define_psci_cap(x) (1 << (x & 0x1f))
Achin Gupta4f6ad662013-10-25 09:08:21 +010068
Jeenu Viswambharan1814a3e2014-02-28 10:08:33 +000069/*
Juan Castillo4dc4a472014-08-12 11:17:06 +010070 * Number of PSCI calls (above) implemented
Jeenu Viswambharan1814a3e2014-02-28 10:08:33 +000071 */
Soby Mathew6cdddaf2015-01-07 11:10:22 +000072#define PSCI_NUM_CALLS 16
Jeenu Viswambharan1814a3e2014-02-28 10:08:33 +000073
Achin Gupta4f6ad662013-10-25 09:08:21 +010074/*******************************************************************************
75 * PSCI Migrate and friends
76 ******************************************************************************/
77#define PSCI_TOS_UP_MIG_CAP 0
78#define PSCI_TOS_NOT_UP_MIG_CAP 1
Achin Gupta607084e2014-02-09 18:24:19 +000079#define PSCI_TOS_NOT_PRESENT_MP 2
Achin Gupta4f6ad662013-10-25 09:08:21 +010080
81/*******************************************************************************
82 * PSCI CPU_SUSPEND 'power_state' parameter specific defines
83 ******************************************************************************/
Achin Gupta994dfce2013-10-26 13:10:31 +010084#define PSTATE_ID_SHIFT 0
Achin Gupta4f6ad662013-10-25 09:08:21 +010085#define PSTATE_TYPE_SHIFT 16
Achin Gupta994dfce2013-10-26 13:10:31 +010086#define PSTATE_AFF_LVL_SHIFT 24
Achin Gupta4f6ad662013-10-25 09:08:21 +010087
88#define PSTATE_ID_MASK 0xffff
89#define PSTATE_TYPE_MASK 0x1
90#define PSTATE_AFF_LVL_MASK 0x3
Vikram Kanigirif100f412014-04-01 19:26:26 +010091#define PSTATE_VALID_MASK 0xFCFE0000
Achin Gupta4f6ad662013-10-25 09:08:21 +010092
Vikram Kanigiri3b7c59b2014-03-21 11:57:10 +000093#define PSTATE_TYPE_STANDBY 0x0
94#define PSTATE_TYPE_POWERDOWN 0x1
95
Soby Mathew74e52a72014-10-02 16:56:51 +010096#define psci_get_pstate_id(pstate) ((pstate >> PSTATE_ID_SHIFT) & \
97 PSTATE_ID_MASK)
98#define psci_get_pstate_type(pstate) ((pstate >> PSTATE_TYPE_SHIFT) & \
99 PSTATE_TYPE_MASK)
100#define psci_get_pstate_afflvl(pstate) ((pstate >> PSTATE_AFF_LVL_SHIFT) & \
101 PSTATE_AFF_LVL_MASK)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100102
103/*******************************************************************************
Soby Mathew6cdddaf2015-01-07 11:10:22 +0000104 * PSCI CPU_FEATURES feature flag specific defines
105 ******************************************************************************/
106/* Features flags for CPU SUSPEND power state parameter format. Bits [1:1] */
107#define FF_PSTATE_SHIFT 1
108#define FF_PSTATE_ORIG 0
109#define FF_PSTATE_EXTENDED 1
110
111/* Features flags for CPU SUSPEND OS Initiated mode support. Bits [0:0] */
112#define FF_MODE_SUPPORT_SHIFT 0
113#define FF_SUPPORTS_OS_INIT_MODE 1
114
115/*******************************************************************************
Achin Gupta4f6ad662013-10-25 09:08:21 +0100116 * PSCI version
117 ******************************************************************************/
Soby Mathew1df077b2015-01-15 11:49:58 +0000118#define PSCI_MAJOR_VER (1 << 16)
119#define PSCI_MINOR_VER 0x0
Achin Gupta4f6ad662013-10-25 09:08:21 +0100120
121/*******************************************************************************
122 * PSCI error codes
123 ******************************************************************************/
124#define PSCI_E_SUCCESS 0
125#define PSCI_E_NOT_SUPPORTED -1
126#define PSCI_E_INVALID_PARAMS -2
127#define PSCI_E_DENIED -3
128#define PSCI_E_ALREADY_ON -4
129#define PSCI_E_ON_PENDING -5
130#define PSCI_E_INTERN_FAIL -6
131#define PSCI_E_NOT_PRESENT -7
132#define PSCI_E_DISABLED -8
133
134/*******************************************************************************
135 * PSCI affinity state related constants. An affinity instance could be present
136 * or absent physically to cater for asymmetric topologies. If present then it
137 * could in one of the 4 further defined states.
138 ******************************************************************************/
139#define PSCI_STATE_SHIFT 1
Achin Gupta75f73672013-12-05 16:33:10 +0000140#define PSCI_STATE_MASK 0xff
Achin Gupta4f6ad662013-10-25 09:08:21 +0100141
142#define PSCI_AFF_ABSENT 0x0
143#define PSCI_AFF_PRESENT 0x1
Achin Gupta994dfce2013-10-26 13:10:31 +0100144#define PSCI_STATE_ON 0x0
145#define PSCI_STATE_OFF 0x1
146#define PSCI_STATE_ON_PENDING 0x2
147#define PSCI_STATE_SUSPEND 0x3
Achin Gupta4f6ad662013-10-25 09:08:21 +0100148
Vikram Kanigirif100f412014-04-01 19:26:26 +0100149#define PSCI_INVALID_DATA -1
150
Achin Gupta75f73672013-12-05 16:33:10 +0000151#define get_phys_state(x) (x != PSCI_STATE_ON ? \
152 PSCI_STATE_OFF : PSCI_STATE_ON)
153
Vikram Kanigirif100f412014-04-01 19:26:26 +0100154#define psci_validate_power_state(pstate) (pstate & PSTATE_VALID_MASK)
155
156
Achin Gupta4f6ad662013-10-25 09:08:21 +0100157#ifndef __ASSEMBLY__
Dan Handley2bd4ef22014-04-09 13:14:54 +0100158
159#include <stdint.h>
160
Achin Guptaf3ccbab2014-07-25 14:52:47 +0100161/*******************************************************************************
162 * Structure used to store per-cpu information relevant to the PSCI service.
163 * It is populated in the per-cpu data array. In return we get a guarantee that
164 * this information will not reside on a cache line shared with another cpu.
165 ******************************************************************************/
166typedef struct psci_cpu_data {
167 uint32_t power_state;
Achin Guptaf6b9e992014-07-31 11:19:11 +0100168 uint32_t max_phys_off_afflvl; /* Highest affinity level in physically
169 powered off state */
Soby Mathew523d6332015-01-08 18:02:19 +0000170#if !USE_COHERENT_MEM
171 bakery_info_t pcpu_bakery_info[PSCI_NUM_AFFS];
172#endif
Achin Guptaf3ccbab2014-07-25 14:52:47 +0100173} psci_cpu_data_t;
Dan Handley2bd4ef22014-04-09 13:14:54 +0100174
Achin Gupta4f6ad662013-10-25 09:08:21 +0100175/*******************************************************************************
176 * Structure populated by platform specific code to export routines which
177 * perform common low level pm functions
178 ******************************************************************************/
Dan Handleye2712bc2014-04-10 15:37:22 +0100179typedef struct plat_pm_ops {
Soby Mathew74e52a72014-10-02 16:56:51 +0100180 void (*affinst_standby)(unsigned int power_state);
Soby Mathewffb4ab12014-09-26 15:08:52 +0100181 int (*affinst_on)(unsigned long mpidr,
182 unsigned long sec_entrypoint,
183 unsigned int afflvl,
184 unsigned int state);
Soby Mathew74e52a72014-10-02 16:56:51 +0100185 void (*affinst_off)(unsigned int afflvl, unsigned int state);
186 void (*affinst_suspend)(unsigned long sec_entrypoint,
Soby Mathewffb4ab12014-09-26 15:08:52 +0100187 unsigned int afflvl,
188 unsigned int state);
Soby Mathew74e52a72014-10-02 16:56:51 +0100189 void (*affinst_on_finish)(unsigned int afflvl, unsigned int state);
190 void (*affinst_suspend_finish)(unsigned int afflvl,
Soby Mathewffb4ab12014-09-26 15:08:52 +0100191 unsigned int state);
Juan Castillo4dc4a472014-08-12 11:17:06 +0100192 void (*system_off)(void) __dead2;
193 void (*system_reset)(void) __dead2;
Soby Mathew74e52a72014-10-02 16:56:51 +0100194 int (*validate_power_state)(unsigned int power_state);
195 int (*validate_ns_entrypoint)(unsigned long ns_entrypoint);
Dan Handleye2712bc2014-04-10 15:37:22 +0100196} plat_pm_ops_t;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100197
198/*******************************************************************************
Achin Gupta607084e2014-02-09 18:24:19 +0000199 * Optional structure populated by the Secure Payload Dispatcher to be given a
200 * chance to perform any bookkeeping before PSCI executes a power mgmt.
201 * operation. It also allows PSCI to determine certain properties of the SP e.g.
202 * migrate capability etc.
203 ******************************************************************************/
Dan Handleye2712bc2014-04-10 15:37:22 +0100204typedef struct spd_pm_ops {
Achin Gupta607084e2014-02-09 18:24:19 +0000205 void (*svc_on)(uint64_t target_cpu);
206 int32_t (*svc_off)(uint64_t __unused);
Soby Mathewf5121572014-09-30 11:19:51 +0100207 void (*svc_suspend)(uint64_t __unused);
Achin Gupta607084e2014-02-09 18:24:19 +0000208 void (*svc_on_finish)(uint64_t __unused);
209 void (*svc_suspend_finish)(uint64_t suspend_level);
Soby Mathew110fe362014-10-23 10:35:34 +0100210 int32_t (*svc_migrate)(uint64_t from_cpu, uint64_t to_cpu);
211 int32_t (*svc_migrate_info)(uint64_t *resident_cpu);
Juan Castillo4dc4a472014-08-12 11:17:06 +0100212 void (*svc_system_off)(void);
213 void (*svc_system_reset)(void);
Dan Handleye2712bc2014-04-10 15:37:22 +0100214} spd_pm_ops_t;
Achin Gupta607084e2014-02-09 18:24:19 +0000215
216/*******************************************************************************
Achin Gupta4f6ad662013-10-25 09:08:21 +0100217 * Function & Data prototypes
218 ******************************************************************************/
Dan Handleya17fefa2014-05-14 12:38:32 +0100219unsigned int psci_version(void);
Dan Handleya17fefa2014-05-14 12:38:32 +0100220int psci_affinity_info(unsigned long, unsigned int);
Soby Mathew110fe362014-10-23 10:35:34 +0100221int psci_migrate(unsigned long);
222int psci_migrate_info_type(void);
223long psci_migrate_info_up_cpu(void);
Dan Handleya17fefa2014-05-14 12:38:32 +0100224int psci_cpu_on(unsigned long,
225 unsigned long,
226 unsigned long);
227void __dead2 psci_power_down_wfi(void);
228void psci_aff_on_finish_entry(void);
229void psci_aff_suspend_finish_entry(void);
230void psci_register_spd_pm_hook(const spd_pm_ops_t *);
Achin Guptaf3ccbab2014-07-25 14:52:47 +0100231int psci_get_suspend_stateid_by_mpidr(unsigned long);
232int psci_get_suspend_stateid(void);
233int psci_get_suspend_afflvl(void);
Achin Guptaf6b9e992014-07-31 11:19:11 +0100234uint32_t psci_get_max_phys_off_afflvl(void);
Vikram Kanigirif100f412014-04-01 19:26:26 +0100235
Dan Handleya17fefa2014-05-14 12:38:32 +0100236uint64_t psci_smc_handler(uint32_t smc_fid,
237 uint64_t x1,
238 uint64_t x2,
239 uint64_t x3,
240 uint64_t x4,
241 void *cookie,
242 void *handle,
243 uint64_t flags);
Dan Handley27f6e7d2014-04-23 15:22:18 +0100244
245/* PSCI setup function */
Dan Handleya17fefa2014-05-14 12:38:32 +0100246int32_t psci_setup(void);
Dan Handley27f6e7d2014-04-23 15:22:18 +0100247
248
Achin Gupta4f6ad662013-10-25 09:08:21 +0100249#endif /*__ASSEMBLY__*/
250
251
252#endif /* __PSCI_H__ */