blob: 2e81536b9d6bc661ef0f1acfd77a5623b2f42578 [file] [log] [blame]
Vijayenthiran Subramaniamf5cb00f2019-12-27 19:27:57 +05301/*
Rohit Mathew20d4a212024-02-03 21:20:17 +00002 * Copyright (c) 2019-2024, Arm Limited and Contributors. All rights reserved.
Vijayenthiran Subramaniamf5cb00f2019-12-27 19:27:57 +05303 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#include <plat/arm/common/plat_arm.h>
Vijayenthiran Subramaniamc4e68a42019-10-28 14:49:48 +05308#include <plat/arm/css/common/css_pm.h>
Vijayenthiran Subramaniamf5cb00f2019-12-27 19:27:57 +05309
10/******************************************************************************
11 * The power domain tree descriptor.
12 ******************************************************************************/
13static const unsigned char rdn1edge_pd_tree_desc[] = {
Rohit Mathew644d9e22024-02-03 19:06:16 +000014 (PLAT_ARM_CLUSTER_COUNT) * (NRD_CHIP_COUNT),
Vijayenthiran Subramaniamc4e68a42019-10-28 14:49:48 +053015 CSS_SGI_MAX_CPUS_PER_CLUSTER,
16 CSS_SGI_MAX_CPUS_PER_CLUSTER,
Rohit Mathew644d9e22024-02-03 19:06:16 +000017#if (NRD_CHIP_COUNT > 1)
Vijayenthiran Subramaniamf5cb00f2019-12-27 19:27:57 +053018 CSS_SGI_MAX_CPUS_PER_CLUSTER,
19 CSS_SGI_MAX_CPUS_PER_CLUSTER
Vijayenthiran Subramaniamc4e68a42019-10-28 14:49:48 +053020#endif
Vijayenthiran Subramaniamf5cb00f2019-12-27 19:27:57 +053021};
22
23/*******************************************************************************
24 * This function returns the topology tree information.
25 ******************************************************************************/
26const unsigned char *plat_get_power_domain_tree_desc(void)
27{
28 return rdn1edge_pd_tree_desc;
29}
30
31/*******************************************************************************
32 * The array mapping platform core position (implemented by plat_my_core_pos())
33 * to the SCMI power domain ID implemented by SCP.
34 ******************************************************************************/
35const uint32_t plat_css_core_pos_to_scmi_dmn_id_map[] = {
Vijayenthiran Subramaniamc4e68a42019-10-28 14:49:48 +053036 (SET_SCMI_CHANNEL_ID(0x0) | SET_SCMI_DOMAIN_ID(0x0)),
37 (SET_SCMI_CHANNEL_ID(0x0) | SET_SCMI_DOMAIN_ID(0x1)),
38 (SET_SCMI_CHANNEL_ID(0x0) | SET_SCMI_DOMAIN_ID(0x2)),
39 (SET_SCMI_CHANNEL_ID(0x0) | SET_SCMI_DOMAIN_ID(0x3)),
40 (SET_SCMI_CHANNEL_ID(0x0) | SET_SCMI_DOMAIN_ID(0x4)),
41 (SET_SCMI_CHANNEL_ID(0x0) | SET_SCMI_DOMAIN_ID(0x5)),
42 (SET_SCMI_CHANNEL_ID(0x0) | SET_SCMI_DOMAIN_ID(0x6)),
43 (SET_SCMI_CHANNEL_ID(0x0) | SET_SCMI_DOMAIN_ID(0x7)),
Rohit Mathew644d9e22024-02-03 19:06:16 +000044#if (NRD_CHIP_COUNT > 1)
Vijayenthiran Subramaniamc4e68a42019-10-28 14:49:48 +053045 (SET_SCMI_CHANNEL_ID(0x1) | SET_SCMI_DOMAIN_ID(0x0)),
46 (SET_SCMI_CHANNEL_ID(0x1) | SET_SCMI_DOMAIN_ID(0x1)),
47 (SET_SCMI_CHANNEL_ID(0x1) | SET_SCMI_DOMAIN_ID(0x2)),
48 (SET_SCMI_CHANNEL_ID(0x1) | SET_SCMI_DOMAIN_ID(0x3)),
49 (SET_SCMI_CHANNEL_ID(0x1) | SET_SCMI_DOMAIN_ID(0x4)),
50 (SET_SCMI_CHANNEL_ID(0x1) | SET_SCMI_DOMAIN_ID(0x5)),
51 (SET_SCMI_CHANNEL_ID(0x1) | SET_SCMI_DOMAIN_ID(0x6)),
52 (SET_SCMI_CHANNEL_ID(0x1) | SET_SCMI_DOMAIN_ID(0x7)),
53#endif
Vijayenthiran Subramaniamf5cb00f2019-12-27 19:27:57 +053054};