blob: 9ab1a959c89664b4d4e8fcf7fef78842389e525f [file] [log] [blame]
Dan Handleyfb42b122014-06-20 09:43:15 +01001/*
2 * Copyright (c) 2014, ARM Limited and Contributors. All rights reserved.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
31#ifndef __ARM_GIC_H__
32#define __ARM_GIC_H__
33
34#include <stdint.h>
35
36/*******************************************************************************
37 * Function declarations
38 ******************************************************************************/
39void arm_gic_init(unsigned int gicc_base,
40 unsigned int gicd_base,
41 unsigned long gicr_base,
42 const unsigned int *irq_sec_ptr,
43 unsigned int num_irqs);
44void arm_gic_setup(void);
45void arm_gic_cpuif_deactivate(void);
46void arm_gic_cpuif_setup(void);
47void arm_gic_pcpu_distif_setup(void);
48
49uint32_t arm_gic_interrupt_type_to_line(uint32_t type,
50 uint32_t security_state);
51uint32_t arm_gic_get_pending_interrupt_type(void);
52uint32_t arm_gic_get_pending_interrupt_id(void);
53uint32_t arm_gic_acknowledge_interrupt(void);
54void arm_gic_end_of_interrupt(uint32_t id);
55uint32_t arm_gic_get_interrupt_type(uint32_t id);
56
57#endif /* __GIC_H__ */