blob: a603f2b10ecc5ed2e3a0d8a3ea6eaf809caf134b [file] [log] [blame]
Masahiro Yamada2a4fe4f2018-02-01 18:42:24 +09001/*
Yann Gautier8b61d882024-02-05 11:28:29 +01002 * Copyright (c) 2018-2024, Arm Limited and Contributors. All rights reserved.
Masahiro Yamada2a4fe4f2018-02-01 18:42:24 +09003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
Soby Mathew2f38ce32018-02-08 17:45:12 +00007#include <assert.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +00008
9#include <arch_helpers.h>
10#include <common/bl_common.h>
11#include <common/debug.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000012#include <lib/xlat_tables/xlat_tables_compat.h>
13#include <plat/common/platform.h>
Manish V Badarkhe80f13ee2020-07-23 20:23:01 +010014#include <services/arm_arch_svc.h>
Manish V Badarkhef809c6e2020-02-22 08:43:00 +000015#include <smccc_helpers.h>
Sumit Garg617e2152019-11-15 15:34:55 +053016#include <tools_share/firmware_encrypted.h>
Masahiro Yamada2a4fe4f2018-02-01 18:42:24 +090017
18/*
Soby Mathew2f38ce32018-02-08 17:45:12 +000019 * The following platform functions are weakly defined. The Platforms
20 * may redefine with strong definition.
Masahiro Yamada2a4fe4f2018-02-01 18:42:24 +090021 */
Soby Mathew2f38ce32018-02-08 17:45:12 +000022#pragma weak bl2_el3_plat_prepare_exit
Masahiro Yamada2a4fe4f2018-02-01 18:42:24 +090023#pragma weak plat_error_handler
24#pragma weak bl2_plat_preload_setup
Masahiro Yamada02a0d3d2018-02-01 16:45:51 +090025#pragma weak bl2_plat_handle_pre_image_load
26#pragma weak bl2_plat_handle_post_image_load
Sumit Garg617e2152019-11-15 15:34:55 +053027#pragma weak plat_get_enc_key_info
Manish V Badarkhe80f13ee2020-07-23 20:23:01 +010028#pragma weak plat_is_smccc_feature_available
Manish V Badarkhef809c6e2020-02-22 08:43:00 +000029#pragma weak plat_get_soc_version
30#pragma weak plat_get_soc_revision
31
32int32_t plat_get_soc_version(void)
33{
34 return SMC_ARCH_CALL_NOT_SUPPORTED;
35}
36
37int32_t plat_get_soc_revision(void)
38{
39 return SMC_ARCH_CALL_NOT_SUPPORTED;
40}
Masahiro Yamada2a4fe4f2018-02-01 18:42:24 +090041
Manish V Badarkhe80f13ee2020-07-23 20:23:01 +010042int32_t plat_is_smccc_feature_available(u_register_t fid __unused)
43{
44 return SMC_ARCH_CALL_NOT_SUPPORTED;
45}
46
Soby Mathew2f38ce32018-02-08 17:45:12 +000047void bl2_el3_plat_prepare_exit(void)
Masahiro Yamada43d20b32018-02-01 16:46:18 +090048{
Masahiro Yamada43d20b32018-02-01 16:46:18 +090049}
50
Soby Mathew2f38ce32018-02-08 17:45:12 +000051void __dead2 plat_error_handler(int err)
Masahiro Yamada43d20b32018-02-01 16:46:18 +090052{
Soby Mathew2f38ce32018-02-08 17:45:12 +000053 while (1)
54 wfi();
Masahiro Yamada43d20b32018-02-01 16:46:18 +090055}
56
Masahiro Yamada2a4fe4f2018-02-01 18:42:24 +090057void bl2_plat_preload_setup(void)
58{
59}
60
Masahiro Yamada02a0d3d2018-02-01 16:45:51 +090061int bl2_plat_handle_pre_image_load(unsigned int image_id)
62{
63 return 0;
64}
65
66int bl2_plat_handle_post_image_load(unsigned int image_id)
67{
68 return 0;
69}
70
Roberto Vargas344ff022018-10-19 16:44:18 +010071/*
Sumit Garg617e2152019-11-15 15:34:55 +053072 * Weak implementation to provide dummy decryption key only for test purposes,
73 * platforms must override this API for any real world firmware encryption
74 * use-case.
75 */
76int plat_get_enc_key_info(enum fw_enc_status_t fw_enc_status, uint8_t *key,
77 size_t *key_len, unsigned int *flags,
78 const uint8_t *img_id, size_t img_id_len)
79{
80#define DUMMY_FIP_ENC_KEY { 0x12, 0x34, 0x56, 0x78, 0x90, 0xab, 0xcd, 0xef, \
81 0x12, 0x34, 0x56, 0x78, 0x90, 0xab, 0xcd, 0xef, \
82 0x12, 0x34, 0x56, 0x78, 0x90, 0xab, 0xcd, 0xef, \
83 0x12, 0x34, 0x56, 0x78, 0x90, 0xab, 0xcd, 0xef }
84
85 const uint8_t dummy_key[] = DUMMY_FIP_ENC_KEY;
86
87 assert(*key_len >= sizeof(dummy_key));
88
89 *key_len = sizeof(dummy_key);
90 memcpy(key, dummy_key, *key_len);
91 *flags = 0;
92
93 return 0;
94}
95
96/*
Roberto Vargas344ff022018-10-19 16:44:18 +010097 * Set up the page tables for the generic and platform-specific memory regions.
98 * The size of the Trusted SRAM seen by the BL image must be specified as well
99 * as an array specifying the generic memory regions which can be;
100 * - Code section;
101 * - Read-only data section;
102 * - Init code section, if applicable
103 * - Coherent memory region, if applicable.
104 */
105
106void __init setup_page_tables(const mmap_region_t *bl_regions,
107 const mmap_region_t *plat_regions)
108{
109#if LOG_LEVEL >= LOG_LEVEL_VERBOSE
110 const mmap_region_t *regions = bl_regions;
111
112 while (regions->size != 0U) {
113 VERBOSE("Region: 0x%lx - 0x%lx has attributes 0x%x\n",
114 regions->base_va,
115 regions->base_va + regions->size,
116 regions->attr);
117 regions++;
118 }
119#endif
120 /*
121 * Map the Trusted SRAM with appropriate memory attributes.
122 * Subsequent mappings will adjust the attributes for specific regions.
123 */
124 mmap_add(bl_regions);
125
126 /* Now (re-)map the platform-specific memory regions */
127 mmap_add(plat_regions);
128
129 /* Create the page tables to reflect the above mappings */
130 init_xlat_tables();
131}