blob: 74ccb5b4199f1e8cc9bdd68a202f9ee3cafafe5d [file] [log] [blame]
/*
* Copyright (c) 2018, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2018-2020, The Linux Foundation. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <assert.h>
#include <errno.h>
#include <stdbool.h>
#include <stdint.h>
#include <common/debug.h>
#include <lib/mmio.h>
#include <lib/smccc.h>
#include <lib/xlat_tables/xlat_tables_v2.h>
#include <services/arm_arch_svc.h>
#include <platform_def.h>
#include <qti_map_chipinfo.h>
#include <qti_plat.h>
#include <qtiseclib_interface.h>
/*
* Table of regions for various BL stages to map using the MMU.
* This doesn't include TZRAM as the 'mem_layout' argument passed to
* qti_configure_mmu_elx() will give the available subset of that,
*/
const mmap_region_t plat_qti_mmap[] = {
MAP_REGION_FLAT(QTI_DEVICE_BASE, QTI_DEVICE_SIZE,
MT_DEVICE | MT_RW | MT_SECURE),
MAP_REGION_FLAT(QTI_AOP_CMD_DB_BASE, QTI_AOP_CMD_DB_SIZE,
MT_NS | MT_RO | MT_EXECUTE_NEVER),
{0}
};
CASSERT(ARRAY_SIZE(plat_qti_mmap) <= MAX_MMAP_REGIONS, assert_max_mmap_regions);
bool qti_is_overlap_atf_rg(unsigned long long addr, size_t size)
{
if (addr > addr + size
|| (BL31_BASE < addr + size && BL31_LIMIT > addr)) {
return true;
}
return false;
}
/*
* unsigned int plat_qti_my_cluster_pos(void)
* definition to get the cluster index of the calling CPU.
* - In ARM v8 (MPIDR_EL1[24]=0)
* ClusterId = MPIDR_EL1[15:8]
* - In ARM v8.1 & Later version (MPIDR_EL1[24]=1)
* ClusterId = MPIDR_EL1[23:15]
*/
unsigned int plat_qti_my_cluster_pos(void)
{
unsigned int mpidr, cluster_id;
mpidr = read_mpidr_el1();
if ((mpidr & MPIDR_MT_MASK) == 0) { /* MT not supported */
cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK;
} else { /* MT supported */
cluster_id = (mpidr >> MPIDR_AFF2_SHIFT) & MPIDR_AFFLVL_MASK;
}
assert(cluster_id < PLAT_CLUSTER_COUNT);
return cluster_id;
}
/*
* Set up the page tables for the generic and platform-specific memory regions.
* The extents of the generic memory regions are specified by the function
* arguments and consist of:
* - Trusted SRAM seen by the BL image;
* - Code section;
* - Read-only data section;
* - Coherent memory region, if applicable.
*/
void qti_setup_page_tables(
uintptr_t total_base,
size_t total_size,
uintptr_t code_start,
uintptr_t code_limit,
uintptr_t rodata_start,
uintptr_t rodata_limit
)
{
/*
* Map the Trusted SRAM with appropriate memory attributes.
* Subsequent mappings will adjust the attributes for specific regions.
*/
VERBOSE("Trusted SRAM seen by this BL image: %p - %p\n",
(void *)total_base, (void *)(total_base + total_size));
mmap_add_region(total_base, total_base,
total_size, MT_MEMORY | MT_RW | MT_SECURE);
/* Re-map the code section */
VERBOSE("Code region: %p - %p\n",
(void *)code_start, (void *)code_limit);
mmap_add_region(code_start, code_start,
code_limit - code_start, MT_CODE | MT_SECURE);
/* Re-map the read-only data section */
VERBOSE("Read-only data region: %p - %p\n",
(void *)rodata_start, (void *)rodata_limit);
mmap_add_region(rodata_start, rodata_start,
rodata_limit - rodata_start, MT_RO_DATA | MT_SECURE);
/* Now (re-)map the platform-specific memory regions */
mmap_add(plat_qti_mmap);
/* Create the page tables to reflect the above mappings */
init_xlat_tables();
}
static inline void qti_align_mem_region(uintptr_t addr, size_t size,
uintptr_t *aligned_addr,
size_t *aligned_size)
{
*aligned_addr = round_down(addr, PAGE_SIZE);
*aligned_size = round_up(addr - *aligned_addr + size, PAGE_SIZE);
}
int qti_mmap_add_dynamic_region(uintptr_t base_pa, size_t size,
unsigned int attr)
{
uintptr_t aligned_pa;
size_t aligned_size;
qti_align_mem_region(base_pa, size, &aligned_pa, &aligned_size);
if (qti_is_overlap_atf_rg(base_pa, size)) {
/* Memory shouldn't overlap with TF-A range. */
return -EPERM;
}
return mmap_add_dynamic_region(aligned_pa, aligned_pa, aligned_size,
attr);
}
int qti_mmap_remove_dynamic_region(uintptr_t base_va, size_t size)
{
qti_align_mem_region(base_va, size, &base_va, &size);
return mmap_remove_dynamic_region(base_va, size);
}
/*
* This function returns soc version which mainly consist of below fields
*
* soc_version[30:24] = JEP-106 continuation code for the SiP
* soc_version[23:16] = JEP-106 identification code with parity bit for the SiP
* soc_version[0:15] = Implementation defined SoC ID
*/
int32_t plat_get_soc_version(void)
{
int i = 0;
/* Variant other than in mapped g_map_jtag_chipinfo_id variable will have
* default chipinfo id as 0xFFFF
*/
uint32_t soc_version = (QTI_DEFAULT_CHIPINFO_ID & QTI_SOC_VERSION_MASK);
uint32_t jep106az_code = (JEDEC_QTI_BKID << QTI_SOC_CONTINUATION_SHIFT)
| (JEDEC_QTI_MFID << QTI_SOC_IDENTIFICATION_SHIFT);
uint32_t jtag_id = mmio_read_32(QTI_JTAG_ID_REG);
uint32_t jtag_id_val = (jtag_id >> QTI_JTAG_ID_SHIFT)
& QTI_SOC_VERSION_MASK;
for (i = 0; i < ARRAY_SIZE(g_map_jtag_chipinfo_id); i++) {
if (g_map_jtag_chipinfo_id[i].jtag_id == jtag_id_val)
soc_version = g_map_jtag_chipinfo_id[i].chipinfo_id
& QTI_SOC_VERSION_MASK;
}
return (int32_t)(jep106az_code | (soc_version));
}
/*
* This function returns soc revision in below format
*
* soc_revision[0:30] = SOC revision of specific SOC
*/
int32_t plat_get_soc_revision(void)
{
return mmio_read_32(QTI_SOC_REVISION_REG) & QTI_SOC_REVISION_MASK;
}
/*****************************************************************************
* plat_is_smccc_feature_available() - This function checks whether SMCCC feature
* is availabile for the platform or not.
* @fid: SMCCC function id
*
* Return SMC_ARCH_CALL_SUCCESS if SMCCC feature is available and
* SMC_ARCH_CALL_NOT_SUPPORTED otherwise.
*****************************************************************************/
int32_t plat_is_smccc_feature_available(u_register_t fid)
{
switch (fid) {
case SMCCC_ARCH_SOC_ID:
return SMC_ARCH_CALL_SUCCESS;
default:
return SMC_ARCH_CALL_NOT_SUPPORTED;
}
}