Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / fd68338b9e1bc22d6cf20acb1a0e707a9db784b6 / include / common_timing_params.h
  1. 2896cb7 driver/ddr/fsl: Add DDR4 support to Freescale DDR driver by York Sun · 11 years ago
  2. f062659 Driver/DDR: Moving Freescale DDR driver to a common driver by York Sun · 11 years ago[Renamed from arch/powerpc/cpu/mpc8xxx/ddr/common_timing_params.h]
  3. 0b81093 mpc8xxx: set x2 DDR3 refresh rate if SPD config requires it by Valentin Longchamp · 11 years ago
  4. 4a71741 powerpc: Fix CamelCase warnings in DDR related code by Priyanka Jain · 11 years ago
  5. de87932 powerpc/8xxx: Enable DDR3 RDIMM support by york · 14 years ago
  6. 88fbf93 Move arch/ppc to arch/powerpc by Stefan Roese · 15 years ago[Renamed from arch/ppc/cpu/mpc8xxx/ddr/common_timing_params.h]
  7. 29514c7 ppc: Move cpu/$CPU to arch/ppc/cpu/$CPU by Peter Tyser · 15 years ago[Renamed from cpu/mpc8xxx/ddr/common_timing_params.h]
  8. 124b082 FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code. by Kumar Gala · 16 years ago