Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / fbfb476558ffd2197478383f25f609b0139bbbfc / drivers / clk / microchip / mpfs_clk.h
  1. 73a1d60 clk: microchip: mpfs: fix periph clk parentage by Conor Dooley · Tue Oct 25 08:58:47 2022 +0100
  2. d4bbef0 clk: microchip: mpfs: fix reference clock handling by Conor Dooley · Tue Oct 25 08:58:46 2022 +0100
  3. 4a182e0 clk: microchip: mpfs: convert parent rate acquistion to get_get_rate() by Conor Dooley · Tue Oct 25 08:58:45 2022 +0100
  4. 47b4c02 doc: replace @return by Return: by Heinrich Schuchardt · Wed Jan 19 18:05:50 2022 +0100
  5. 0c4ae80 clk: Add Microchip PolarFire SoC clock driver by Padmarao Begari · Fri Jan 15 08:20:38 2021 +0530