Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / fa5d40c8297d4f7958851e93b6b6c0b61da8ea5a / drivers / clk / mediatek / clk-mt7622.c
  1. 8a2b47f dm: treewide: Rename auto_alloc_size members to be shorter by Simon Glass · Thu Dec 03 16:55:17 2020 -0700
  2. e51b57a clk: mt7622: add needed clocks for ssusb-node by Frank Wunderlich · Thu Aug 20 16:37:55 2020 +0200
  3. cee08a1 reset: drop unnecessary comment for pciesys by Frank Wunderlich · Thu Aug 20 16:37:53 2020 +0200
  4. 8bdcb39 reset: add basic reset controller for pciesys by Frank Wunderlich · Thu Aug 13 10:20:46 2020 +0200
  5. 420e8bf clk: mediatek: add pciesys support for MT7622 SoC by developer · Mon Aug 10 16:17:08 2020 +0800
  6. 4dcacfc common: Drop linux/bitops.h from common header by Simon Glass · Sun May 10 11:40:13 2020 -0600
  7. 0f2af88 common: Drop log.h from common header by Simon Glass · Sun May 10 11:40:05 2020 -0600
  8. dea5651 clk: mediatek: add driver for MT7622 by developer · Fri Jan 10 16:30:29 2020 +0800