Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
f1c51912923fa9cfe4af990f427bfce9ebc37eed
/
arch
/
arm
/
mach-imx
/
mx6
/
ddr.c
5f07dd3
ARM: mx6: ddr: Add support for iMX6UL/ULL/SL/SDL
by Marek Vasut
· Sun Sep 13 01:35:08 2020 +0200
dbd7954
common: Drop linux/delay.h from common header
by Simon Glass
· Sun May 10 11:40:11 2020 -0600
0f2af88
common: Drop log.h from common header
by Simon Glass
· Sun May 10 11:40:05 2020 -0600
9de2cb8
arm: imx6: configure NoC on i.MX6DQP
by Bernhard Messerklinger
· Mon Mar 09 10:55:34 2020 +0100
f11478f
common: Move hang() to the same header as panic()
by Simon Glass
· Sat Dec 28 10:45:07 2019 -0700
04ab161
ARM: mx6: ddr: Add support for iMX6SX
by Marek Vasut
· Tue Nov 26 09:34:52 2019 +0100
85edd7f
ARM: mx6: ddr: Configure all SDQS pullups using loop
by Marek Vasut
· Tue Nov 26 09:34:51 2019 +0100
49fad0e
ARM: mx6: ddr: Factor out SDQS configuration code
by Marek Vasut
· Tue Nov 26 09:34:50 2019 +0100
1b8e5dc
ARM: mx6: ddr: Make debug prints work with tiny printf
by Marek Vasut
· Tue Nov 26 09:34:49 2019 +0100
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
a694dac
ARM: mx6: ddr: Add write leveling correction code
by Marek Vasut
· Fri Mar 30 03:04:43 2018 +0200
60649bb
Merge git://git.denx.de/u-boot-spi
by Tom Rini
· Fri Jan 26 07:46:34 2018 -0500
918de03
wait_bit: use wait_for_bit_le32 and remove wait_for_bit
by Álvaro Fernández Rojas
· Tue Jan 23 17:14:55 2018 +0100
8548f97
mx6: ddr: Do not access MMDC_P1_BASE_ADDR on i.MX6ULL
by Fabio Estevam
· Mon Jan 01 22:51:45 2018 -0200
1b691df
mx6ull: Handle the CONFIG_MX6ULL cases correctly
by Fabio Estevam
· Wed Jan 03 12:33:05 2018 -0200
33731bc
imx: reorganize IMX code as other SOCs
by Stefano Babic
· Thu Jun 29 10:16:06 2017 +0200
[Renamed from arch/arm/cpu/armv7/mx6/ddr.c]
c448df7
ARM: mx6: ddr: use Kconfig for inclusion of DDR calibration routines
by Eric Nelson
· Sun Oct 30 16:33:50 2016 -0700
ec4fe26
mx6: ddr: add routine to return DDR calibration data
by Eric Nelson
· Sun Oct 30 16:33:49 2016 -0700
a09d68a
mx6: ddr: pass mx6_ddr_sysinfo to calibration routines
by Eric Nelson
· Sun Oct 30 16:33:48 2016 -0700
4285a53
mx6: ddr: allow 32 cycles for DQS gating calibration
by Eric Nelson
· Sun Oct 30 16:33:47 2016 -0700
cb3c121
mx6: ddr: Allow changing REFSEL and REFR fields
by Fabio Estevam
· Mon Aug 29 20:37:15 2016 -0300
9dba13b
imx: mx6: ddr: support i.MX6D/QPlus
by Peng Fan
· Mon May 23 18:35:57 2016 +0800
6861c5a
imx: mx6: use simpler runtime cpu dection macros
by Peng Fan
· Mon May 23 18:35:54 2016 +0800
2302357
arm: imx6: Switch DDR3 calibration to wait_for_bit()
by Marek Vasut
· Wed Mar 02 14:49:51 2016 +0100
ab257ed
arm: imx6: Add DDR3 calibration code for MX6 Q/D/DL
by Marek Vasut
· Wed Dec 16 15:40:06 2015 +0100
4648332
imx: ddr: drop duplicated debug info
by Peng Fan
· Thu Oct 15 18:06:00 2015 +0800
b96b74c
Revert "imx: mx6: ddr correct tRFC and tXS"
by Peng Fan
· Tue Sep 01 11:03:14 2015 +0800
da7ada0
imx: mx6: ddr: add LPDDR2 support
by Peng Fan
· Mon Aug 17 16:11:04 2015 +0800
77e8695
imx: mx6: ddr init MMDC according to ddr_type
by Peng Fan
· Mon Aug 17 16:11:03 2015 +0800
d226fac
imx: mx6: ddr add dram io configuration and header file for i.MX6SL
by Peng Fan
· Mon Aug 17 16:11:00 2015 +0800
6b43bbd
imx: mx6: ddr correct tRFC and tXS
by Peng Fan
· Mon Aug 17 16:10:59 2015 +0800
1b81b06
imx: mx6: ddr no support MMDC1 for i.MX6SL
by Peng Fan
· Mon Aug 17 16:10:58 2015 +0800
98f11a1
imx:mx6ul add dram spl configuration and header file
by Peng Fan
· Mon Jul 20 19:28:33 2015 +0800
591fe97
arm: mx6: ddr: set fast-exit on DDR3 if pd_fast_exit specified
by Tim Harvey
· Mon May 18 07:07:02 2015 -0700
a2534ba
arm: mx6: ddr3: Remove dead code
by Nikolay Dimitrov
· Fri May 08 13:06:50 2015 +0300
99c25ff
arm: mx6: Clamp MMDC and DDR3 clocks for timing calculations
by Nikolay Dimitrov
· Wed Apr 22 18:37:31 2015 +0300
fe1723f
arm: mx6: ddr: add pd_fast_exit flag to system information
by Tim Harvey
· Fri Apr 03 16:52:52 2015 -0700
2ecdd02
imx:mx6sx add dram io configure for mx6sx
by Peng Fan
· Tue Dec 30 17:24:01 2014 +0800
b62b39b
cosmetic: replace MIN, MAX with min, max
by Masahiro Yamada
· Thu Sep 18 13:28:06 2014 +0900
4a50ec2
arm: mx6: ddr: fix cs0_end calculation
by Nikita Kiryanov
· Wed Aug 20 15:08:58 2014 +0300
a810c95
arm: mx6: ddr: configure MMDC for slow_pd
by Nikita Kiryanov
· Wed Aug 20 15:08:57 2014 +0300
6816f71
arm: mx6: ddr: do not write into reserved bit
by Nikita Kiryanov
· Wed Aug 20 15:08:56 2014 +0300
c475346
arm: mx6: ddr: cleanup
by Nikita Kiryanov
· Sun Sep 07 18:58:11 2014 +0300
4a46360
ARM: mx6: Handle the MMDCx_MDCTL COL field caprices
by Marek Vasut
· Mon Aug 04 01:47:10 2014 +0200
8ab871b
mx6: add mmdc configuration for MX6Q/MX6DL
by Tim Harvey
· Mon Jun 02 16:13:23 2014 -0700