Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ea7e3286f3f092c1094d65a7434a68807a345daf / board / altera / socfpga / socfpga_cyclone5.c
  1. 40f1d6b arm: socfpga: Add example UDC config by Marek Vasut · Tue Nov 04 04:25:09 2014 +0100
  2. d515794 arm: socfpga: Move cache_enable to CPU code by Marek Vasut · Sun Sep 21 13:57:40 2014 +0200
  3. 9618401 arm: socfpga: cache: Enable D-Cache by Marek Vasut · Mon Sep 15 01:29:08 2014 +0200
  4. a6b59a1 arm: socfpga: board: Align checkboard() output by Marek Vasut · Mon Sep 08 14:08:45 2014 +0200
  5. 26ea1d9 arm: socfpga: board: Correctly set ATAG position by Pavel Machek · Mon Sep 08 14:08:45 2014 +0200
  6. ce340e9 socfpga: initialize designware ethernet by Pavel Machek · Mon Jul 14 14:14:17 2014 +0200
  7. bff262c socfpga: Relocate arch common functions away from board by Chin Liang See · Tue Jun 10 02:23:45 2014 -0500
  8. 81a689e Move #ifdef(CONFIG_DISPLAY_CPUINFO) from caller to callee by Masahiro Yamada · Thu Feb 13 18:30:26 2014 +0900
  9. 315c12a Merge branch 'u-boot/master' into u-boot-arm/master by Albert ARIBAUD · Thu Jul 25 17:57:46 2013 +0200
  10. e24178a socfpga: Move board/socfpga_cyclone5 to board/socfpga by Dinh Nguyen · Tue Jul 02 17:00:18 2013 -0500[Renamed from board/altera/socfpga_cyclone5/socfpga_cyclone5.c]
  11. ad51f7c ARM: Add Altera SOCFPGA Cyclone5 by Dinh Nguyen · Thu Oct 04 06:46:02 2012 +0000