Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
e80450152abda1533568325e27b8e8ff3144401a
/
arch
/
x86
/
cpu
e804501
x86: Add Intel speedstep and turbo mode code
by Simon Glass
· Fri Nov 14 18:18:43 2014 -0700
79248a1
x86: ivybridge: Set up XHCI USB
by Simon Glass
· Fri Nov 14 18:18:42 2014 -0700
194d757
x86: ivybridge: Set up EHCI USB
by Simon Glass
· Fri Nov 14 18:18:40 2014 -0700
cd0adb3
x86: ivybridge: Add SATA init
by Simon Glass
· Fri Nov 14 18:18:38 2014 -0700
06409c9
x86: ivybridge: Add additional LPC init
by Simon Glass
· Fri Nov 14 18:18:35 2014 -0700
f307708
x86: ivybridge: Add PCH init
by Simon Glass
· Fri Nov 14 18:18:34 2014 -0700
17f1c40
x86: ivybridge: Add support for BD82x6x PCH
by Simon Glass
· Fri Nov 14 18:18:32 2014 -0700
75a042b
x86: pci: Add handlers before and after a PCI hose scan
by Simon Glass
· Fri Nov 14 18:18:28 2014 -0700
20ec253
x86: Factor out common values in the link script
by Simon Glass
· Fri Nov 14 18:18:25 2014 -0700
1eb8ebc
x86: Ensure that all relocation data is included in the image
by Simon Glass
· Fri Nov 14 18:18:24 2014 -0700
d9de96d
x86: Remove board_early_init_r()
by Simon Glass
· Fri Nov 14 18:18:22 2014 -0700
6e3af1e
x86: Add ivybridge directory to Makefile
by Simon Glass
· Mon Nov 24 21:18:20 2014 -0700
b660ae7
Merge git://git.denx.de/u-boot-x86
by Tom Rini
· Mon Nov 24 12:00:00 2014 -0500
2024319
x86: use CONFIG_SYS_COREBOOT to descend into coreboot/ directory
by Masahiro Yamada
· Thu Nov 13 12:28:41 2014 +0900
40e73b1
kbuild: Descend into SOC directory from CPU directory
by Masahiro Yamada
· Thu Nov 13 12:28:40 2014 +0900
db20464
linux/kernel.h: sync min, max, min3, max3 macros with Linux
by Masahiro Yamada
· Fri Nov 07 03:03:31 2014 +0900
268eefd
x86: ivybridge: Implement SDRAM init
by Simon Glass
· Wed Nov 12 22:42:28 2014 -0700
d22f5c9
x86: ivybridge: Add LAPIC support
by Simon Glass
· Wed Nov 12 22:42:27 2014 -0700
9f0afe7
x86: Make show_boot_progress() common
by Simon Glass
· Wed Nov 12 22:42:26 2014 -0700
30580fc
x86: ivybridge: Add early init for PCH devices
by Simon Glass
· Wed Nov 12 22:42:23 2014 -0700
f79d538
x86: ivybridge: Perform Intel microcode update on boot
by Simon Glass
· Wed Nov 12 22:42:21 2014 -0700
367077a
x86: ivybridge: Check BIST value on boot
by Simon Glass
· Wed Nov 12 22:42:20 2014 -0700
f226c41
x86: ivybridge: Perform initial CPU setup
by Simon Glass
· Wed Nov 12 22:42:19 2014 -0700
59762bc
x86: Tidy up coreboot header usage
by Simon Glass
· Wed Nov 12 22:42:16 2014 -0700
dcfac35
x86: ivybridge: Add early LPC init so that serial works
by Simon Glass
· Wed Nov 12 22:42:15 2014 -0700
a205b1d
x86: pci: Allow configuration before relocation
by Simon Glass
· Wed Nov 12 22:42:14 2014 -0700
3274ae0
x86: ivybridge: Enable PCI in early init
by Simon Glass
· Wed Nov 12 22:42:13 2014 -0700
a54d981
x86: Support use of PCI before relocation
by Simon Glass
· Wed Nov 12 22:42:12 2014 -0700
7680550
x86: Refactor PCI to permit alternate init
by Simon Glass
· Wed Nov 12 22:42:11 2014 -0700
98f139b
x86: chromebook_link: Implement CAR support (cache as RAM)
by Simon Glass
· Wed Nov 12 22:42:10 2014 -0700
245561d
x86: Emit post codes in startup code for Chromebooks
by Simon Glass
· Wed Nov 12 22:42:09 2014 -0700
0b36ecd
x86: Add chromebook_link board
by Simon Glass
· Wed Nov 12 22:42:07 2014 -0700
588751a
x86: use CONFIG_SYS_COREBOOT to descend into coreboot/ directory
by Masahiro Yamada
· Thu Nov 13 12:28:41 2014 +0900
543bb14
x86: Replace fill_processor_name() with cpu_get_name()
by Simon Glass
· Mon Nov 10 18:00:26 2014 -0700
14a89a9
x86: Fix a warning with gcc 4.4.4
by Simon Glass
· Wed Nov 12 20:27:55 2014 -0700
035c1d2
x86: Do CPU identification in the early phase
by Bin Meng
· Sun Nov 09 22:18:56 2014 +0800
1f4476c
x86: Save the BIST value on reset
by Simon Glass
· Thu Nov 06 13:20:10 2014 -0700
8337433
x86: Fix up some missing prototypes
by Simon Glass
· Thu Nov 06 13:20:08 2014 -0700
19a8b12
x86: Use the standard arch_cpu_init() function
by Simon Glass
· Thu Nov 06 13:20:06 2014 -0700
8aa7873
x86: Use the standard dram_init() function
by Simon Glass
· Thu Nov 06 13:20:05 2014 -0700
a4fd0db
x86: Tidy up global descriptor table setup
by Simon Glass
· Thu Nov 06 13:20:04 2014 -0700
727c414
x86: Invalidate TLB as early as possible
by Simon Glass
· Thu Nov 06 13:20:03 2014 -0700
cbfd7ff
x86: Remove board_init16() call which is not used
by Simon Glass
· Thu Nov 06 13:20:01 2014 -0700
463fac2
x86: Add support for starting 64-bit kernel
by Simon Glass
· Fri Oct 10 08:21:55 2014 -0600
2f2efbc
x86: Display basic CPU information on boot
by Simon Glass
· Fri Oct 10 08:21:54 2014 -0600
d8d9fec
x86: Move paging functions into cpu.c
by Simon Glass
· Fri Oct 10 08:21:52 2014 -0600
b24a951
dm: x86: Support pre-reloc malloc()
by Simon Glass
· Fri Oct 10 07:49:16 2014 -0600
73e44fb
dm: x86: Zero global data before board_init_f()
by Simon Glass
· Fri Oct 10 07:49:15 2014 -0600
0f39bc0
x86: Fix GDT limit in start16.S
by Bin Meng
· Thu Oct 16 22:58:35 2014 +0800
e4257d0
x86: Fix rom version build with CONFIG_X86_RESET_VECTOR
by Bin Meng
· Thu Oct 16 22:58:20 2014 +0800
4869aee
kconfig: delete redundant CONFIG_${ARCH} definition
by Masahiro Yamada
· Wed Jul 30 14:08:23 2014 +0900
37215b7
x86: Enable 32-bit build using x86_64 multilib toolchain
by Vasili Galka
· Tue Jun 10 16:14:56 2014 +0300
8226dfd
kbuild: move asm-offsets.c from SoC directory to arch/$(ARCH)/lib
by Masahiro Yamada
· Tue Mar 18 16:38:13 2014 +0900
aa96dd1
x86: convert makefiles to Kbuild style
by Masahiro Yamada
· Mon Oct 21 11:53:34 2013 +0900
bd8ec7e
Coding Style cleanup: remove trailing white space
by Wolfgang Denk
· Mon Oct 07 13:07:26 2013 +0200
c57eadc
SPDX-License-Identifier: convert BSD-3-Clause files
by Wolfgang Denk
· Sun Jul 28 22:12:47 2013 +0200
9215e0b
config: don't define CONFIG_ARCH_DEVICE_TREE
by Stephen Warren
· Wed Jul 24 10:09:22 2013 -0700
d79de1d
Add GPL-2.0+ SPDX-License-Identifier to source files
by Wolfgang Denk
· Mon Jul 08 09:37:19 2013 +0200
eb2fd5c
x86: Add coreboot timestamps
by Simon Glass
· Wed Apr 17 16:13:48 2013 +0000
24f19b4
x86: Support adding coreboot timestanps to bootstage
by Simon Glass
· Wed Apr 17 16:13:47 2013 +0000
6431716
x86: Remove old broken timer implementation
by Simon Glass
· Wed Apr 17 16:13:37 2013 +0000
11d7a5b
x86: Add TSC timer
by Simon Glass
· Wed Apr 17 16:13:36 2013 +0000
bcc28da
x86: Rationalise kernel booting logic and bootstage
by Simon Glass
· Wed Apr 17 16:13:35 2013 +0000
ace6cd8
x86: Implement panic output for coreboot
by Simon Glass
· Wed Apr 17 16:13:34 2013 +0000
bb6306c
x86: Declare global_data pointer when it is used
by Simon Glass
· Wed Apr 17 16:13:33 2013 +0000
e168de6
x86: Remove unused portion of link script
by Simon Glass
· Wed Apr 17 16:13:31 2013 +0000
6dd76f6
x86: Fix DRAM bank size init with generic board
by Simon Glass
· Mon Apr 15 11:22:49 2013 +0000
19aac97
Merge branch 'master' of git://git.denx.de/u-boot-arm
by Tom Rini
· Mon Mar 18 12:31:00 2013 -0400
3e93e33
x86: Use sections header to obtain link symbols
by Simon Glass
· Tue Mar 05 14:39:54 2013 +0000
c24895e
Refactor linker-generated arrays
by Albert ARIBAUD
· Mon Feb 25 00:59:00 2013 +0000
18cc2bc
x86: Rearrange the output input to remove BSS
by Simon Glass
· Thu Feb 28 19:26:14 2013 +0000
781db8c
x86: Add an __end symbol to signal the end of the U-Boot binary
by Simon Glass
· Thu Feb 28 19:26:13 2013 +0000
6fa6e4a
x86: Permit bootstage and timer data to be used prior to relocation
by Simon Glass
· Thu Feb 28 19:26:12 2013 +0000
2baa3bb
x86: Add basic cache operations
by Simon Glass
· Thu Feb 28 19:26:11 2013 +0000
3297d4d
x86: Add function to get top of usable ram
by Simon Glass
· Thu Feb 28 19:26:10 2013 +0000
bfb5980
x86: Rename CONFIG_NO_X86_RESET_VECTOR to CONFIG_X86_RESET_VECTOR
by Simon Glass
· Thu Feb 14 04:18:54 2013 +0000
b83dc58
x86: Remove sc520 cpu
by Simon Glass
· Thu Feb 14 04:18:52 2013 +0000
2e4df99
x86: Move gd_addr into arch_global_data
by Simon Glass
· Thu Dec 13 20:48:41 2012 +0000
2c5ca20
x86: Set up the global data pointer in C instead of asm
by Simon Glass
· Thu Dec 13 20:48:42 2012 +0000
d1c0d2c
x86: drop unused code in coreboot.c
by Stefan Reinauer
· Sat Nov 03 11:41:39 2012 +0000
965b90b
x86: Remove coreboot_ from file name
by Stefan Reinauer
· Sat Nov 03 11:41:38 2012 +0000
56cee44
x86: Provide a way to throttle port80 accesses
by Vadim Bendebury
· Sat Nov 03 11:41:37 2012 +0000
6ab0258
x86: Provide tick counter and frequency reference for Intel core architecture
by Vadim Bendebury
· Mon Dec 03 13:59:20 2012 +0000
33307c4
x86: Issue SMI to finalize Coreboot in final stage
by Duncan Laurie
· Sat Nov 03 11:41:35 2012 +0000
115f747
x86: Fix MTRR clear to detect which MTRR to use
by Duncan Laurie
· Mon Dec 03 13:59:00 2012 +0000
43a2fdd
x86: Emit port 80 post codes in show_boot_progress()
by Stefan Reinauer
· Mon Dec 03 13:58:12 2012 +0000
ef4356d
x86: coreboot: Set CONFIG_ARCH_DEVICE_TREE correctly
by Gabe Black
· Sat Nov 03 11:41:31 2012 +0000
ef89932
x86: Add back cold- and warm-boot flags
by Gabe Black
· Sat Nov 03 11:41:28 2012 +0000
7169ce3
x86: Override calculate_relocation_address to use the e820 map
by Gabe Black
· Mon Dec 03 14:26:08 2012 +0000
5dfabfa
x86: Ignore memory >4GB when parsing Coreboot tables
by Duncan Laurie
· Tue Oct 23 18:04:42 2012 +0000
101e4b7
x86: Clean up MTRR 7 right before jumping to the kernel
by Stefan Reinauer
· Sun Dec 02 04:49:53 2012 +0000
2acf848
x86: Add basic cache operations
by Stefan Reinauer
· Sun Dec 02 04:49:50 2012 +0000
f0c7e2a
x86: Fill in the dram info using the e820 map on coreboot/x86
by Gabe Black
· Tue Oct 23 18:04:35 2012 +0000
5220654
x86: Enable coreboot timestamp facility support in u-boot.
by Vadim Bendebury
· Tue Oct 23 18:04:33 2012 +0000
138c2be
x86: Add a dummy implementation for timer_get_us
by Gabe Black
· Sat Oct 20 12:33:11 2012 +0000
846d08e
x86: Add a default implementation for cleanup_before_linux()
by Gabe Black
· Sat Oct 20 12:33:10 2012 +0000
bc30b21
x86: coreboot: Decode additional coreboot sysinfo tags
by Simon Glass
· Fri Oct 12 18:48:46 2012 +0000
9a03c91
x86: coreboot: Drop sysinfo.c
by Stefan Reinauer
· Fri Oct 12 18:48:45 2012 +0000
57c5574
x86: coreboot: Implement recursively scanning PCI busses
by Gabe Black
· Wed Oct 10 13:12:59 2012 +0000
67bb7b0
x86: coreboot: Tell u-boot about PCI bus 0 when initializing
by Gabe Black
· Wed Oct 10 13:12:57 2012 +0000
Next »