Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
e7efd5bcc270e420d2f0c8978936eb10d00c8bc5
/
cpu
/
ppc4xx
/
sdram.c
a5d182e
ppc4xx: Add initial Zeus (PPC405EP) board support
by Stefan Roese
· Tue Aug 14 14:44:41 2007 +0200
9aa3677
ppc4xx: Add support for AMCC 405EP Taihu board
by John Otken
· Thu Jul 26 17:49:11 2007 +0200
8d98230
[PATCH] Add support for AMCC Taishan PPC440GX eval board
by Stefan Roese
· Thu Jan 18 10:25:34 2007 +0100
76e3d2a
[PATCH] 44x: Fix problem with DDR controller setup (refresh rate)
by Stefan Roese
· Sat Jan 06 15:58:09 2007 +0100
4963968
Add initial support for the ALPR board from Prodrive
by Stefan Roese
· Tue Aug 15 14:22:35 2006 +0200
e335ee0
PPC440 DDR setup: Set SDRAM0_CFG0[PMU]=0 for best performance
by Stefan Roese
· Fri Jul 28 18:34:58 2006 +0200
ebd3deb
Some code cleanup
by Wolfgang Denk
· Sun Apr 16 10:51:58 2006 +0200
fd63793
Updates to common PPC4xx onboard (DDR)SDRAM init code (405 and 440)
by Stefan Roese
· Fri Mar 17 10:28:24 2006 +0100
c443fe9
Add support for Prodrive P3P440 board:
by Stefan Roese
· Tue Nov 22 13:20:42 2005 +0100
55ca749
cpu/ppc4xx/sdram.c rewritten now using get_ram_size()
by stroese
· Thu Jul 15 14:41:13 2004 +0000
c45cfd0
Disable memory controller before setting first values.
by stroese
· Fri Sep 12 08:49:58 2003 +0000
57b2d80
* Code cleanup:
by wdenk
· Fri Jun 27 21:31:46 2003 +0000
41e2e05
Cleanup: remove trailing white space
by wdenk
· Tue Feb 11 01:49:43 2003 +0000
51c57b9
Added 4MByte and 128MByte onboard SDRAM
by stroese
· Mon Feb 10 16:26:37 2003 +0000
c609719
Initial revision
by wdenk
· Sun Nov 03 00:24:07 2002 +0000