Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
e52dc3ea12949b431a864c7c02d6e7244f501217
/
drivers
/
clk
/
clk_zynqmp.c
65130cd
dm: Rename DM_GET_DRIVER() to DM_DRIVER_GET()
by Simon Glass
· Mon Dec 28 20:34:56 2020 -0700
8a2b47f
dm: treewide: Rename auto_alloc_size members to be shorter
by Simon Glass
· Thu Dec 03 16:55:17 2020 -0700
3309308
xilinx: drivers: Use '_' instead of '-' in driver name
by Michal Simek
· Tue Jan 07 08:50:34 2020 +0100
0f2af88
common: Drop log.h from common header
by Simon Glass
· Sun May 10 11:40:05 2020 -0600
9bc1564
dm: core: Create a new header file for 'compat' features
by Simon Glass
· Mon Feb 03 07:36:16 2020 -0700
d66c5f7
dm: core: Require users of devres to include the header
by Simon Glass
· Mon Feb 03 07:36:15 2020 -0700
ebddf49
arm64: zynqmp: Switch to xlnx-zynqmp-clk header
by Michal Simek
· Mon Oct 14 15:42:03 2019 +0200
488f0e7
clk: zynqmp: Fixed the same if/else part error reported by coverity
by Vipul Kumar
· Wed Jun 27 10:44:45 2018 +0530
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
bdfb5c4
Remove unnecessary instances of DECLARE_GLOBAL_DATA_PTR
by Tom Rini
· Wed Apr 18 13:50:47 2018 -0400
d260ac7
clk: zynqmp: Add new compatible string for clock driver
by Michal Simek
· Wed Feb 21 13:59:21 2018 +0100
c35e5f6
arm64: zynqmp: Print the value of pl clocks and wdt clock using clk dump
by Vipul Kumar
· Wed Mar 07 14:52:44 2018 +0530
ec12b8b
clk: zynqmp: Remove unused macros/variables
by Michal Simek
· Mon Apr 24 14:06:27 2017 +0200
bcfc086
clk: zynqmp: Dont panic incase of mmio write/read failures
by Siva Durga Prasad Paladugu
· Thu Apr 13 16:59:38 2017 +0530
f0471e9
clk: zynqmp: Add support for CCF driver
by Siva Durga Prasad Paladugu
· Fri Feb 03 23:56:49 2017 +0530
11c89f3
dm: Use dm.h header when driver mode is used
by Simon Glass
· Wed May 17 17:18:03 2017 -0600
468b55f
clk: zynqmp: Add clock driver support for zynqmp
by Siva Durga Prasad Paladugu
· Tue Nov 15 16:15:41 2016 +0530