Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
e26ef3b7069c75fa01540e3a11412b2eea3fbc00
/
arch
/
arm
/
cpu
/
armv7
/
zynq
e26ef3b
ARM: zynq: Added efuse status register base address
by Siva Durga Prasad Paladugu
· Fri Nov 29 19:01:25 2013 +0530
5d688f2
ARM: zynq: Fix sparse warning in ddrc.c
by Michal Simek
· Fri Apr 25 14:19:00 2014 +0200
90b8064
ARM: zynq: Fix sparse warnings in slcr.c
by Michal Simek
· Fri Apr 25 13:48:08 2014 +0200
9d25fa4
arm: make _end compiler-generated
by Albert ARIBAUD
· Sat Feb 22 17:53:42 2014 +0100
7072e20
arm: zynq: correct the argument to lldiv
by Siva Durga Prasad Paladugu
· Wed Feb 12 21:38:35 2014 +0530
e60148d
zynq: Add support for U-BOOT SPL
by Michal Simek
· Tue Jan 14 14:21:52 2014 +0100
0ec9d23
zynq: Update CLK in bdinfo
by Michal Simek
· Mon Jan 20 11:05:37 2014 +0100
3752344
zynq: Implement dump clock command
by Soren Brinkmann
· Thu Nov 21 13:39:03 2013 -0800
4dded98
net: zynq_gem: Calculate clock dividers dynamically
by Soren Brinkmann
· Thu Nov 21 13:39:01 2013 -0800
3b5b992
net: zynq_gem: Move RCLK details out of driver
by Soren Brinkmann
· Thu Nov 21 13:39:00 2013 -0800
3924012
zynq: timer: Fix hangs if network activity attempted after about one hour
by Michal Simek
· Fri Nov 22 15:29:38 2013 +0100
15fff9b
zynq: timer: Migrate to zynq clock framework
by Soren Brinkmann
· Thu Nov 21 13:38:57 2013 -0800
102ad00
zynq: Provide a framework to read clock frequencies
by Soren Brinkmann
· Thu Nov 21 13:38:54 2013 -0800
6026411
zynq: Enable dcache support
by Michal Simek
· Fri Jan 03 09:32:35 2014 +0100
c8cf471
zynq: Fix elf header generation
by Michal Simek
· Wed Feb 05 08:06:29 2014 +0100
f041083
Merge branch 'master' of git://git.denx.de/u-boot-arm
by Tom Rini
· Fri Jan 10 10:56:00 2014 -0500
11704c2
zynq: Add support to find bootmode
by Jagannadha Sutradharudu Teki
· Thu Jan 09 01:48:21 2014 +0530
1925114
ARM:zynq: Correct __udelay to use lldiv
by Tom Rini
· Thu Dec 05 14:48:36 2013 -0500
b7b7d9c
Merge branch 'u-boot-microblaze/zynq' into 'u-boot-arm/master'
by Albert ARIBAUD
· Fri Nov 22 10:19:35 2013 +0100
ea385ed
Merge branch 'iu-boot/master' into 'u-boot-arm/master'
by Albert ARIBAUD
· Sat Nov 09 12:51:47 2013 +0100
eea89aa
arm: zynq : Revert TZ_DDR_RAM to secure.
by Radhey Shyam Pandey
· Fri Sep 27 16:52:57 2013 +0530
9dc81ec
arm: zynq: Do not remap OCM to high address
by Michal Simek
· Wed Aug 28 08:26:41 2013 +0200
d449575
armv7: convert makefiles to Kbuild style
by Masahiro Yamada
· Thu Oct 17 17:34:48 2013 +0900
d1a428f
zynq: Use arch_cpu_init() instead of lowlevel_init()
by Michal Simek
· Thu Aug 22 14:52:02 2013 +0200
bd8ec7e
Coding Style cleanup: remove trailing white space
by Wolfgang Denk
· Mon Oct 07 13:07:26 2013 +0200
38003bc
arm: zynq: Fix timer loadaddress
by Michal Simek
· Wed Aug 28 07:36:31 2013 +0200
661ccfc
zynq: slcr: Wait 100ms till clk is properly setup
by Michal Simek
· Wed May 08 15:37:28 2013 +0200
f5ff7bc
zynq: Add new ddrc driver for ECC support
by Michal Simek
· Mon Jun 17 14:37:01 2013 +0200
d79de1d
Add GPL-2.0+ SPDX-License-Identifier to source files
by Wolfgang Denk
· Mon Jul 08 09:37:19 2013 +0200
15d654c
fpga: zynq: Add support for loading bitstream
by Michal Simek
· Mon Apr 22 15:43:02 2013 +0200
d9f2c11
net: gem: Fix gem driver on 1Gbps LAN
by Michal Simek
· Mon Oct 15 14:01:23 2012 +0200
ad2e2b7
zynq: Move scutimer baseaddr to hardware.h
by Michal Simek
· Fri Apr 12 16:21:26 2013 +0200
8f1d0a5
arm: zynq: U-Boot udelay < 1000 FIX
by David Andrey
· Fri Dec 07 16:51:32 2012 +0100
6d46480
arm: zynq: Add lowlevel initialization to C
by Michal Simek
· Mon Feb 04 12:42:25 2013 +0100
eb1dfa7
arm: zynq: Add SLCR support with system reset
by Michal Simek
· Mon Feb 04 12:38:59 2013 +0100
a848da5
arm: Move lastinc to arch_global_data
by Simon Glass
· Thu Dec 13 20:48:35 2012 +0000
2655ee1
arm: Move tbl to arch_global_data
by Simon Glass
· Thu Dec 13 20:48:34 2012 +0000
dea68a7
arm: Support new Xilinx Zynq platform
by Michal Simek
· Thu Sep 13 20:23:35 2012 +0000