Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / de66d063096ba84ffa2c2d33cd0249b65d97627e / drivers / timer / riscv_timer.c
  1. d0903f4 riscv: timer: add timer_get_boot_us for BOOTSTAGE by Chanho Park · Wed Sep 06 14:18:13 2023 +0900
  2. 002858c riscv: allow riscv timer to be instantiated via device tree by Torsten Duwe · Mon Aug 14 18:05:28 2023 +0200
  3. 02038c3 riscv: timer: Add support for an early timer by Pragnesh Patel · Sun Jan 17 18:11:25 2021 +0530
  4. 947fc2d timer: Return count from timer_ops.get_count by Sean Anderson · Wed Oct 07 14:37:44 2020 -0400
  5. 9baaaef riscv: Rework riscv timer driver to only support S-mode by Sean Anderson · Mon Sep 28 10:52:21 2020 -0400
  6. 2539903 timer: Add generic driver for RISC-V privileged architecture defined timer by Bin Meng · Wed Dec 12 06:12:27 2018 -0800