Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / dae1aa894875b9b3bfa2427b0b3fe9c610246b22 / drivers / spi / cadence_qspi.c
  1. 27fb12e spi: cadence_qspi: Fix compilation warning by Ley Foon Tan · Fri Jul 06 10:39:14 2018 +0800
  2. 3bca8f5 spi: cadence_qspi: Change to use devfdt_get_addr_index() by Ley Foon Tan · Mon May 07 17:42:55 2018 +0800
  3. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  4. 1b4df5e spi: cadence_spi: Sync DT bindings with Linux by Jason Rush · Tue Jan 23 17:13:09 2018 -0600
  5. dd79d6e dm: core: Replace of_offset with accessor by Simon Glass · Tue Jan 17 16:52:55 2017 -0700
  6. e3f9426 spi: cadence_qspi: Move DT prop code to match layout by Phil Edworthy · Tue Nov 29 12:58:34 2016 +0000
  7. eef2edc spi: cadence_qspi: Use spi mode at the point it is needed by Phil Edworthy · Tue Nov 29 12:58:31 2016 +0000
  8. 56a931c treewide: replace #include <asm/errno.h> with <linux/errno.h> by Masahiro Yamada · Wed Sep 21 11:28:55 2016 +0900
  9. 96536b1 spi: Use mode for rx mode flags by Jagan Teki · Mon Aug 08 17:12:12 2016 +0530
  10. 4ca6019 spi: cadence_quadspi: Enable QUAD mode based on DT data by Vignesh R · Wed Jul 06 10:20:56 2016 +0530
  11. cb4ac0b spi: cadence_qspi: Ensure check for max frequency in place by Chin Liang See · Sat Oct 17 08:32:38 2015 -0500
  12. f1d200f spi: cadence_qspi: Fix fdt read of spi-max-frequency by Chin Liang See · Sat Oct 17 08:32:14 2015 -0500
  13. 36431f9 spi: cadence_qspi: Ensure spi_calibration is run when sclk change by Chin Liang See · Sat Oct 17 08:31:55 2015 -0500
  14. 480f3b5 spi: cadence_qspi: get sram size from device tree by Vikas Manocha · Thu Jul 02 18:29:44 2015 -0700
  15. 31a4d8d dm: spi: Move the per-child data size to the uclass by Simon Glass · Sun Jan 25 08:27:07 2015 -0700
  16. 1baf4fd spi: cadence_qspi: Fix checking return value of fdt_first_subnode() by Axel Lin · Wed Jan 07 09:54:56 2015 +0800
  17. 1c60fe7 spi: Add Cadence QSPI DM driver used by SoCFPGA by Stefan Roese · Fri Nov 07 12:37:49 2014 +0100