Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / d7c9b8a88feff9da36df5ad32e913cbe036d9ae7 / arch / arm / mach-socfpga / wrap_pll_config_soc64.c
  1. dec7ea0 Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet" by Tom Rini · Mon May 20 13:35:03 2024 -0600
  2. abb9a04 Revert "Merge patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"" by Tom Rini · Sat May 18 20:20:43 2024 -0600
  3. c77f48c arm: socfpga: Remove <common.h> and add needed includes by Tom Rini · Tue Apr 30 07:35:34 2024 -0600
  4. be73451 arm: socfpga: Changed wrap_pll_config_s10.c to wrap_pll_config_soc64.c by Siew Chin Lim · Wed Mar 24 13:11:35 2021 +0800[Renamed from arch/arm/mach-socfpga/wrap_pll_config_s10.c]
  5. 954d599 arm: socfpga: Rename Stratix10 and Agilex handoff common macros by Siew Chin Lim · Wed Mar 24 13:11:34 2021 +0800
  6. 3896901 arm: socfpga: soc64: Skip handoff data access in SSBL by Chee Hong Ang · Thu Dec 24 18:21:10 2020 +0800
  7. 0767f8d arm: agilex: Add clock handoff offset for Agilex by Ley Foon Tan · Wed Nov 27 15:55:25 2019 +0800
  8. 0b1680e arm: socfpga: Move Stratix10 and Agilex system manager common code by Ley Foon Tan · Wed Nov 27 15:55:18 2019 +0800
  9. 3d3a860 arm: socfpga: Convert system manager from struct to defines by Ley Foon Tan · Fri Nov 08 10:38:20 2019 +0800
  10. 6751e7d arm: socfpga: stratix10: Add clock manager driver for Stratix10 SoC by Ley Foon Tan · Fri May 18 22:05:22 2018 +0800