Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / d4b102af929d1997d33660632b96aecf1ebd77ea / drivers / pci / pcie_layerscape_gen4.c
  1. 56af659 global: Move remaining CONFIG_SYS_PCI* to CFG_SYS_PCI* by Tom Rini · Wed Nov 16 13:10:33 2022 -0500
  2. 225a9a9 pci: layerscape: Fix the LUT and msi-map mismatch issue by Hou Zhiqiang · Tue Nov 09 16:56:24 2021 +0530
  3. 3ba929a common: Drop asm/global_data.h from common header by Simon Glass · Fri Oct 30 21:38:53 2020 -0600
  4. e6256ce Merge tag 'v2021.01-rc5' into next by Tom Rini · Tue Jan 05 16:20:26 2021 -0500
  5. 75e534b dm: Avoid accessing seq directly by Simon Glass · Wed Dec 16 21:20:07 2020 -0700
  6. 8a2b47f dm: treewide: Rename auto_alloc_size members to be shorter by Simon Glass · Thu Dec 03 16:55:17 2020 -0700
  7. 6c45b1a pci: ls_pcie_g4: Add size check for config resource by Wasim Khan · Mon Sep 28 16:26:14 2020 +0530
  8. c892b9f pci: ls_pcie_g4: Print pcie controller number starting from 1 by Wasim Khan · Mon Sep 28 16:26:05 2020 +0530
  9. 0f2af88 common: Drop log.h from common header by Simon Glass · Sun May 10 11:40:05 2020 -0600
  10. 2a311e8 dm: pci: Update the PCI read_config() method to const dev * by Simon Glass · Mon Jan 27 08:49:37 2020 -0700
  11. 5a9a5ed pci: ls_pcie_g4: add device tree fixups for PCI Stream IDs by Hou Zhiqiang · Mon Apr 08 10:15:54 2019 +0000
  12. e5d79c4 pci: Add PCIe Gen4 controller driver for NXP Layerscape SoCs by Hou Zhiqiang · Mon Apr 08 10:15:46 2019 +0000