Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
d20e35fa3fa50cb373cc78c9069b09a981966926
/
arch
/
x86
5390bba
x86: coreboot: Configure pci memory regions
by Bin Meng
· Tue Jan 06 22:14:23 2015 +0800
c8921be
x86: Make chromebook_link the default board for coreboot
by Bin Meng
· Tue Jan 06 22:14:21 2015 +0800
5d710a5
x86: coreboot: Move coreboot-specific defines from coreboot.h to Kconfig
by Bin Meng
· Tue Jan 06 22:14:18 2015 +0800
4cf0b47
x86: Hide ROM chip size when CONFIG_X86_RESET_VECTOR is not selected
by Bin Meng
· Tue Jan 06 22:14:16 2015 +0800
a11937c
x86: Move CONFIG_X86_RESET_VECTOR and CONFIG_SYS_X86_START16 to Kconfig
by Bin Meng
· Tue Jan 06 22:14:15 2015 +0800
b2eb48b
x86: Allow a hardcoded TSC frequency provided by Kconfig
by Bin Meng
· Tue Jan 06 22:14:14 2015 +0800
4c07a84
x86: coreboot: Set up timer base correctly
by Bin Meng
· Tue Jan 06 22:14:13 2015 +0800
2f848bc
x86: fsp: Drop get_hob_type() and get_hob_length()
by Bin Meng
· Tue Jan 06 14:04:36 2015 +0800
fc0ba2d
x86: Add an 'mtrr' command to list and adjust MTRRs
by Simon Glass
· Thu Jan 01 16:18:15 2015 -0700
9281eb5
x86: ivybridge: Update microcode early in boot
by Simon Glass
· Thu Jan 01 16:18:14 2015 -0700
78da72c
x86: Disable CAR before relocation on platforms that need it
by Simon Glass
· Thu Jan 01 16:18:13 2015 -0700
e591101
x86: ivybridge: Add a way to turn off the CAR
by Simon Glass
· Thu Jan 01 16:18:12 2015 -0700
004ba17
x86: Commit the current MTRRs before relocation
by Simon Glass
· Thu Jan 01 16:18:11 2015 -0700
a754b95
x86: ivybridge: Request MTRRs for DRAM regions
by Simon Glass
· Thu Jan 01 16:18:10 2015 -0700
5a530b6
x86: ivybridge: Set up an MTRR for the video frame buffer
by Simon Glass
· Thu Jan 01 16:18:08 2015 -0700
7bf5b9e
x86: Add support for MTRRs
by Simon Glass
· Thu Jan 01 16:18:07 2015 -0700
666534f
x86: ivybridge: Drop support for ROM caching
by Simon Glass
· Thu Jan 01 16:18:06 2015 -0700
91ea034
x86: Tidy up VESA mode numbers
by Simon Glass
· Thu Jan 01 16:18:04 2015 -0700
6548ce9
x86: Use cache, don't clear the display in video BIOS
by Simon Glass
· Thu Jan 01 16:18:03 2015 -0700
19ec76d
x86: ivybridge: Only run the Video BIOS when video is enabled
by Simon Glass
· Thu Jan 01 16:18:02 2015 -0700
6d97d81
x86: Drop RAMTOP Kconfig
by Simon Glass
· Thu Jan 01 16:17:55 2015 -0700
d9b083e
x86: Correct XIP_ROM_SIZE
by Simon Glass
· Thu Jan 01 16:17:54 2015 -0700
37e4030
x86: crownbay: Add pci devices in the dts file
by Bin Meng
· Wed Dec 31 16:05:14 2014 +0800
b2cfbd6
x86: Use ePAPR defined properties for x86-uart
by Bin Meng
· Wed Dec 31 16:05:13 2014 +0800
2b21598
x86: Simplify the fsp hob access functions
by Bin Meng
· Tue Dec 30 16:02:05 2014 +0800
f1b81fc
pci: Make pci apis usable before relocation
by Bin Meng
· Tue Dec 30 22:53:21 2014 +0800
9634dde
x86: Support pci bus scan in the early phase
by Bin Meng
· Tue Dec 30 22:53:20 2014 +0800
9525645
x86: Add missing DECLARE_GLOBAL_DATA_PTR for pci.c
by Bin Meng
· Tue Dec 30 22:53:19 2014 +0800
aea05d8
x86: Clean up the board dts files
by Bin Meng
· Wed Dec 24 13:06:39 2014 +0800
82db36c
x86: Rename coreboot.dsti to serial.dtsi
by Bin Meng
· Wed Dec 24 13:06:38 2014 +0800
8776c30
x86: Remove alex.dts in arch/x86/dts
by Bin Meng
· Wed Dec 24 13:06:37 2014 +0800
db60d86
x86: Clean up the FSP support codes
by Bin Meng
· Wed Dec 17 15:50:49 2014 +0800
7bb2c3c
x86: Rename coreboot-serial to x86-serial
by Bin Meng
· Wed Dec 17 15:50:47 2014 +0800
8046aa8
x86: crownbay: Add SDHCI support
by Bin Meng
· Wed Dec 17 15:50:46 2014 +0800
b8b4440
x86: crownbay: Add SPI flash support
by Bin Meng
· Wed Dec 17 15:50:44 2014 +0800
293f497
x86: Use consistent name XXX_ADDR for binary blob flash address
by Bin Meng
· Wed Dec 17 15:50:42 2014 +0800
2f32622
x86: Add queensbay and crownbay Kconfig files
by Bin Meng
· Wed Dec 17 15:50:40 2014 +0800
ba73550
x86: Enable the queensbay cpu directory build
by Bin Meng
· Wed Dec 17 15:50:39 2014 +0800
9b64969
x86: ich6-gpio: Add Intel Tunnel Creek GPIO support
by Bin Meng
· Wed Dec 17 15:50:38 2014 +0800
8bfe066
x86: Convert microcode format to device-tree-only
by Simon Glass
· Wed Dec 17 15:50:37 2014 +0800
08e484c
x86: Add basic support to queensbay platform and crownbay board
by Bin Meng
· Wed Dec 17 15:50:36 2014 +0800
da37e75
x86: Integrate Tunnel Creek processor microcode
by Bin Meng
· Wed Dec 17 15:50:35 2014 +0800
c8a5c41
x86: Correct problems in the microcode loading
by Simon Glass
· Mon Dec 15 22:02:41 2014 -0700
44679e7
x86: ivybridge: Update the microcode
by Simon Glass
· Mon Dec 15 22:02:40 2014 -0700
026d63d
x86: Move microcode updates into a separate directory
by Simon Glass
· Mon Dec 15 22:02:39 2014 -0700
d0506f7
x86: move arch-specific asmlinkage to <asm/linkage.h>
by Masahiro Yamada
· Wed Dec 03 17:36:57 2014 +0900
90699df
x86: Add a simple command to show FSP HOB information
by Bin Meng
· Fri Dec 12 21:05:32 2014 +0800
005f0af
x86: Support Intel FSP initialization path in start.S
by Bin Meng
· Fri Dec 12 21:05:31 2014 +0800
642d248
x86: Add post failure codes for bist and car
by Bin Meng
· Fri Dec 12 21:05:30 2014 +0800
01223e3
x86: queensbay: Adapt FSP support codes
by Bin Meng
· Fri Dec 12 21:05:29 2014 +0800
2922b3e
x86: Initial import from Intel FSP release for Queensbay platform
by Bin Meng
· Fri Dec 12 21:05:28 2014 +0800
0966130
x86: Add a simple superio driver for SMSC LPC47M
by Bin Meng
· Fri Dec 12 21:05:25 2014 +0800
115b5e3
x86: Add Intel Crown Bay board dts file
by Bin Meng
· Fri Dec 12 21:05:24 2014 +0800
a55173f
x86: ich6-gpio: Move setup_pch_gpios() to board support codes
by Bin Meng
· Fri Dec 12 21:05:23 2014 +0800
8c5acf4
x86: Clean up asm-offsets
by Bin Meng
· Fri Dec 12 21:05:22 2014 +0800
c191ab7
x86: Make ROM_SIZE configurable in Kconfig
by Bin Meng
· Fri Dec 12 21:05:19 2014 +0800
e722852
Replace <compiler.h> with <linux/compiler.h>
by Masahiro Yamada
· Wed Nov 26 16:00:58 2014 +0900
17def7d
Kbuild: introduce Makefile in arch/$ARCH/
by Daniel Schwierzeck
· Fri Nov 21 23:51:33 2014 +0100
85ff0b1
x86: dts: Add video information to the device tree
by Simon Glass
· Fri Nov 14 20:56:37 2014 -0700
d90f8e1
x86: Add initial video device init for Intel GMA
by Simon Glass
· Fri Nov 14 20:56:36 2014 -0700
b2978d3
x86: Add support for running option ROMs natively
by Simon Glass
· Fri Nov 14 20:56:32 2014 -0700
5ecb847
x86: Add vesa mode configuration options
by Simon Glass
· Fri Nov 14 20:56:30 2014 -0700
9fc71c1
x86: Add GDT descriptors for option ROMs
by Simon Glass
· Fri Nov 14 20:56:29 2014 -0700
61612ed
x86: ivybridge: Add northbridge init functions
by Simon Glass
· Mon Nov 24 21:18:18 2014 -0700
2b256ad
x86: Drop some msr functions that we don't support
by Simon Glass
· Mon Nov 24 21:18:17 2014 -0700
cf46d37
x86: Add init for model 206AX CPU
by Simon Glass
· Mon Nov 24 21:18:16 2014 -0700
3121dbd
x86: Add LAPIC setup code
by Simon Glass
· Mon Nov 24 21:18:15 2014 -0700
2096c8f
x86: Drop old CONFIG_INTEL_CORE_ARCH code
by Simon Glass
· Mon Nov 24 21:18:14 2014 -0700
cb9d9cb
x86: Refactor interrupt_init()
by Bin Meng
· Thu Nov 20 16:11:16 2014 +0800
57a6cd8
x86: Remove cpu_init_r() for x86
by Bin Meng
· Thu Nov 20 16:11:00 2014 +0800
25727c2
x86: Call cpu_init_interrupts() from interrupt_init()
by Bin Meng
· Thu Nov 20 16:10:49 2014 +0800
e804501
x86: Add Intel speedstep and turbo mode code
by Simon Glass
· Fri Nov 14 18:18:43 2014 -0700
79248a1
x86: ivybridge: Set up XHCI USB
by Simon Glass
· Fri Nov 14 18:18:42 2014 -0700
194d757
x86: ivybridge: Set up EHCI USB
by Simon Glass
· Fri Nov 14 18:18:40 2014 -0700
585be5f
x86: dts: Add SATA settings for link
by Simon Glass
· Fri Nov 14 18:18:39 2014 -0700
cd0adb3
x86: ivybridge: Add SATA init
by Simon Glass
· Fri Nov 14 18:18:38 2014 -0700
c1fd69e
x86: dts: Add LPC settings for link
by Simon Glass
· Fri Nov 14 18:18:37 2014 -0700
eec39ba
x86: dts: Move PCI peripherals into a pci node
by Simon Glass
· Fri Nov 14 18:18:36 2014 -0700
06409c9
x86: ivybridge: Add additional LPC init
by Simon Glass
· Fri Nov 14 18:18:35 2014 -0700
f307708
x86: ivybridge: Add PCH init
by Simon Glass
· Fri Nov 14 18:18:34 2014 -0700
2e5bb5f
x86: Add a simple header file for ACPI
by Simon Glass
· Fri Nov 14 18:18:33 2014 -0700
17f1c40
x86: ivybridge: Add support for BD82x6x PCH
by Simon Glass
· Fri Nov 14 18:18:32 2014 -0700
0e9c633
x86: Set up edge triggering on interrupt 9
by Simon Glass
· Fri Nov 14 18:18:31 2014 -0700
75a042b
x86: pci: Add handlers before and after a PCI hose scan
by Simon Glass
· Fri Nov 14 18:18:28 2014 -0700
31f88f4
x86: Add ioapic.h header
by Simon Glass
· Fri Nov 14 18:18:27 2014 -0700
20ec253
x86: Factor out common values in the link script
by Simon Glass
· Fri Nov 14 18:18:25 2014 -0700
1eb8ebc
x86: Ensure that all relocation data is included in the image
by Simon Glass
· Fri Nov 14 18:18:24 2014 -0700
2a883d7
x86: Panic if there is no relocation data
by Simon Glass
· Fri Nov 14 18:18:23 2014 -0700
d9de96d
x86: Remove board_early_init_r()
by Simon Glass
· Fri Nov 14 18:18:22 2014 -0700
6e3af1e
x86: Add ivybridge directory to Makefile
by Simon Glass
· Mon Nov 24 21:18:20 2014 -0700
b660ae7
Merge git://git.denx.de/u-boot-x86
by Tom Rini
· Mon Nov 24 12:00:00 2014 -0500
2024319
x86: use CONFIG_SYS_COREBOOT to descend into coreboot/ directory
by Masahiro Yamada
· Thu Nov 13 12:28:41 2014 +0900
40e73b1
kbuild: Descend into SOC directory from CPU directory
by Masahiro Yamada
· Thu Nov 13 12:28:40 2014 +0900
db20464
linux/kernel.h: sync min, max, min3, max3 macros with Linux
by Masahiro Yamada
· Fri Nov 07 03:03:31 2014 +0900
26a2240
x86: Rename chromebook-x86 to coreboot
by Simon Glass
· Wed Nov 12 22:42:29 2014 -0700
268eefd
x86: ivybridge: Implement SDRAM init
by Simon Glass
· Wed Nov 12 22:42:28 2014 -0700
d22f5c9
x86: ivybridge: Add LAPIC support
by Simon Glass
· Wed Nov 12 22:42:27 2014 -0700
9f0afe7
x86: Make show_boot_progress() common
by Simon Glass
· Wed Nov 12 22:42:26 2014 -0700
9a44768
x86: chromebook_link: Enable GPIO support
by Simon Glass
· Wed Nov 12 22:42:25 2014 -0700
60af017
x86: ivybridge: Add support for early GPIO init
by Simon Glass
· Wed Nov 12 22:42:24 2014 -0700
Next »