Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
ce1ea41020f6ce223bca8deebe2a79f2d2a409f2
/
include
/
versalpl.h
dae95a4
fpga: xilinx: add bitstream flags to driver desc
by Oleksandr Suvorov
· Fri Jul 22 17:16:04 2022 +0300
b739897
arm64: versal: fpga: Add PL bit stream load support
by Siva Durga Prasad Paladugu
· Mon Aug 05 15:54:59 2019 +0530