Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ccec0266d4654b2ecabcc8ea84a8c77488dfdeca / drivers / ddr / fsl / mpc85xx_ddr_gen1.c
  1. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  2. d3e6816 Revert "drivers/ddr/fsl: Dual-license DDR driver" by Tom Rini · Wed Feb 14 21:34:05 2018 -0500
  3. 6d49eda drivers/ddr/fsl: Dual-license DDR driver by York Sun · Wed Feb 07 11:47:22 2018 -0800
  4. 32be34d powerpc: MPC8555: Remove macro CONFIG_MPC8555 by York Sun · Wed Nov 16 11:23:23 2016 -0800
  5. bf820c0 powerpc: mpc8541: Remove macro CONFIG_MPC8541 by York Sun · Wed Nov 16 11:18:31 2016 -0800
  6. e237880 Add more SPDX-License-Identifier tags by Tom Rini · Thu Jan 14 22:05:13 2016 -0500
  7. a21803d Driver/DDR: combine ccsr_ddr for 83xx, 85xx and 86xx by York Sun · Mon Nov 18 10:29:32 2013 -0800
  8. f062659 Driver/DDR: Moving Freescale DDR driver to a common driver by York Sun · Mon Sep 30 09:22:09 2013 -0700[Renamed (92%) from arch/powerpc/cpu/mpc85xx/ddr-gen1.c]
  9. 5e15555 powerpc/mpc8xxx: Add memory reset control by York Sun · Tue Jun 25 11:37:48 2013 -0700
  10. 992562c 8xxx: Change all 8*xx_DDR addresses to 8xxx by Andy Fleming · Tue Oct 23 19:03:46 2012 -0500
  11. 88fbf93 Move arch/ppc to arch/powerpc by Stefan Roese · Thu Apr 15 16:07:28 2010 +0200[Renamed from arch/ppc/cpu/mpc85xx/ddr-gen1.c]
  12. 29514c7 ppc: Move cpu/$CPU to arch/ppc/cpu/$CPU by Peter Tyser · Mon Apr 12 22:28:09 2010 -0500[Renamed from cpu/mpc85xx/ddr-gen1.c]
  13. 4e928b5 fsl_dma: Break out common memory initialization function by Peter Tyser · Tue Jun 30 17:15:48 2009 -0500
  14. a9af1dc 8xxx: Move dma_init() call to common code by Peter Tyser · Tue Jun 30 17:15:47 2009 -0500
  15. 4e5649f fsl_dma: Move dma function prototypes to common header file by Peter Tyser · Tue Jun 30 17:15:46 2009 -0500
  16. 86ff89b 8xxx: Rename dma_xfer() to dmacpy() by Peter Tyser · Tue Jun 30 17:15:45 2009 -0500
  17. 0383694 rename CFG_ macros to CONFIG_SYS by Jean-Christophe PLAGNIOL-VILLARD · Thu Oct 16 15:01:15 2008 +0200
  18. d5a1fb9 FSL DDR: Add 85xx specific register setting by Kumar Gala · Tue Aug 26 21:34:55 2008 -0500