Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / cb2accdbb2ce82afdb6e915bbee41ec5cce595ee / drivers / ddr / marvell
  1. 5450f0c ddr: marvell: update ddr controller init and freq by Chris Packham · 7 years ago
  2. d5c581c ddr: marvell: update additional ODT setting by Chris Packham · 7 years ago
  3. 1324fab ddr: marvell: use correct TREFI value by Chris Packham · 7 years ago
  4. ae80614 ddr: marvell: only assert M_ODT[0] on write for a single CS by Chris Packham · 7 years ago
  5. 273d3f7 arm: mvebu: ddr3_debug: remove self assignments by xypron.glpk@gmx.de · 7 years ago
  6. 94e8daa arm: mvebu: remove self assignment by xypron.glpk@gmx.de · 7 years ago
  7. f8bf75f driver/ddr: Add support for setting timing in hws_topology_map by Marek Behún · 7 years ago
  8. 622b7b3 treewide: remove unneeded semicolons by Masahiro Yamada · 7 years ago
  9. c5b1e5d Various, accumulated typos collected from around the tree. by Robert P. J. Day · 8 years ago
  10. 30fe357 drivers: squash lines for immediate return by Masahiro Yamada · 8 years ago
  11. 31fdba2 arm: mvebu: a38x: Weed out floating point use by Marek Vasut · 9 years ago
  12. edfdb99 Fix spelling of "occurred". by Vagrant Cascadian · 9 years ago
  13. 5b2c16a arm: mvebu: Fix ddr3_init() cpu config by Dirk Eibach · 9 years ago
  14. 7557405 Use correct spelling of "U-Boot" by Bin Meng · 9 years ago
  15. d911168 mvebu: axp: Rename MV_DDR_32BIT to CONFIG_DDR_32BIT by Phil Sutter · 9 years ago
  16. 33aa8de axp: Fix debugging support in DDR3 write leveling by Phil Sutter · 9 years ago
  17. ff7ad17 arm: mvebu: Make ECC support configurable on Armada XP by Stefan Roese · 9 years ago
  18. 3c6b6fc arm: mvebu: ddr: Fix compilation warning by Stefan Roese · 9 years ago
  19. dea4e33 arm: mvebu: Fix SAR1_CPU_CORE_MASK by Dirk Eibach · 9 years ago
  20. 0277a6b arm: mvebu: a38x: Remove unsupported topologies by Kevin Smith · 9 years ago
  21. 69bab55 bitops: introduce BIT() definition by Heiko Schocher · 9 years ago
  22. f3345e6 arm: mvebu: Add complete SDRAM ECC scrubbing by Stefan Roese · 9 years ago
  23. e4a0f27 arm: mvebu: sdram: Enable ECC support on Armada XP by Stefan Roese · 9 years ago
  24. 61cee0a arm: mvebu: a38x: Use correct PEX register access macros by Stefan Roese · 9 years ago
  25. 5ffceb8 arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr by Stefan Roese · 10 years ago
  26. eb753e9 arm: mvebu: drivers/ddr: Move Armada XP DDR init code into new directory by Stefan Roese · 10 years ago