Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b8379d66393c7f96e5ec00d701b9ec42ede51f7a / drivers / clk / aspeed
  1. ba1dea4 dm: Rename dev_addr..() functions by Simon Glass · Wed May 17 17:18:05 2017 -0600
  2. a91f1d2 aspeed: Refactor SCU to use consistent mask & shift by maxims@google.com · Mon Apr 17 12:00:33 2017 -0700
  3. 15016af aspeed: Add support for Clocks needed by MACs by maxims@google.com · Mon Apr 17 12:00:32 2017 -0700
  4. 995167b aspeed: Add P-Bus clock in ast2500 clock driver by maxims@google.com · Mon Apr 17 12:00:29 2017 -0700
  5. adea66c aspeed: Make SCU lock/unlock functions part of SCU API by maxims@google.com · Mon Apr 17 12:00:23 2017 -0700
  6. d067217 aspeed: ast2500: Fix H-PLL and M-PLL clock rate calculation by maxims@google.com · Mon Jan 30 11:35:04 2017 -0800
  7. 2d5a2ad aspeed: Add basic ast2500-specific drivers and configuration by maxims@google.com · Wed Jan 18 13:44:56 2017 -0800