Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b50ae03739d43cfd92f38c8cbd359064b179901c / arch / powerpc / cpu / mpc85xx / start.S
  1. 62fb2b4 WS cleanup: remove SPACE(s) followed by TAB by Wolfgang Denk · Mon Sep 27 17:42:39 2021 +0200
  2. eac51be powerpc: Drop version_string placement optimization by Tom Rini · Thu Sep 16 15:30:08 2021 -0400
  3. 12084d2 ppc: Remove MPC8569MDS board by Tom Rini · Sat Feb 20 20:06:29 2021 -0500
  4. 284f71b common: Move relocate_code() to init.h by Simon Glass · Sat Dec 28 10:44:45 2019 -0700
  5. d2dd2f7 freescale/powerpc: Rename the config CONFIG_SECURE_BOOT name by Udit Agarwal · Thu Nov 07 16:11:39 2019 +0000
  6. f2c2c30 mpc85xx: Add support for -msingle-pic-base by Joakim Tjernlund · Thu Dec 06 17:20:53 2018 +0100
  7. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  8. ad0ac4b powerpc: spl: configure SYS_MALLOC_F_LEN independently for SPL and full U-Boot by Andy Yan · Mon Jul 24 17:47:27 2017 +0800
  9. 3d97f8e powerpc: move get_pvr() and get_svr() into C by Christophe Leroy · Thu Jul 13 15:10:06 2017 +0200
  10. bba41d9 powerpc: e6500: Lock/unlock 1 cache instead of L1 as init_ram by Ruchika Gupta · Thu Mar 02 14:12:41 2017 +0530
  11. f2770f4 powerpc: mpc85xx: Use symbolic names for cache control bits by Mark Marshall · Tue Jan 24 15:40:23 2017 +0100
  12. 51e91e8 powerpc: QEMU_E500: Remove macro CONFIG_QEMU_E500 by York Sun · Fri Nov 18 12:29:51 2016 -0800
  13. 317f2ff powerpc: MPC8569: Remove macro CONFIG_MPC8569 by York Sun · Wed Nov 16 11:34:52 2016 -0800
  14. afaca2a powerpc/mpc85xx: T104x: Add nand secure boot target by Sumit Garg · Thu Jul 14 12:27:52 2016 -0400
  15. 5661fcc powerpc/mpc85xx: set L2PE in L2CSR0 before enabling L2 cache by Aneesh Bansal · Mon Apr 18 22:58:33 2016 +0530
  16. d5928cd powerpc: mpc85xx: Enable pre-relocation malloc for MPC85xx by mario.six@gdsys.cc · Tue Apr 05 15:05:37 2016 +0200
  17. 8d45cc1 powerpc: e6500: Lock/unlock L2 cache instead of L1 as init_ram by York Sun · Mon Aug 17 13:31:52 2015 -0700
  18. e0f5015 powerpc/mpc85xx: SECURE BOOT- NAND secure boot target for P3041 by Aneesh Bansal · Tue Jun 16 10:36:00 2015 +0530
  19. c4dfbee powerpc/mpc85xx: Use GOT when loading IVORs post-relocation by Scott Wood · Thu Apr 23 20:01:56 2015 -0500
  20. 5b4d7ff powerpc/mpc85xx: Remove some dead code by Scott Wood · Tue Apr 07 20:20:01 2015 -0500
  21. f21e758 powerpc/mpc85xx: Don't relocate exception vectors by Scott Wood · Tue Apr 07 20:20:00 2015 -0500
  22. 695c0c3 powerpc/mpc85xx: Fix boot_flag for calling board_init_f() by York Sun · Wed Apr 30 14:43:47 2014 -0700
  23. 9ec44a3 PPC 85xx QEMU: Don't use HID1 by Alexander Graf · Wed Apr 30 19:21:11 2014 +0200
  24. 6e2b9a3 powerpc:Add support of SPL non-relocation by Prabhakar Kushwaha · Tue Apr 08 19:12:31 2014 +0530
  25. 3fc2e89 powerpc/mpc85xx: Move LAW_EN define outside of config by Prabhakar Kushwaha · Tue Apr 08 19:12:05 2014 +0530
  26. 8bcbc27 powerpc/mpc85xx: SECURE BOOT- Add secure boot target for B4860QDS by Aneesh Bansal · Tue Mar 18 23:40:26 2014 +0530
  27. bf955b2 powerpc/mpc85xx: SECURE BOOT- Add secure boot target for BSC9132QDS by Aneesh Bansal · Wed Mar 12 00:07:27 2014 +0530
  28. c346848 PPC 85xx: Add qemu-ppce500 machine by Alexander Graf · Fri Apr 11 17:09:45 2014 +0200
  29. 5700772 PPC: 85xx: Remove IVOR reset by Alexander Graf · Fri Apr 11 17:09:42 2014 +0200
  30. 227f0a5 Remove obsolete _LINUX_CONFIG_H macro by Masahiro Yamada · Mon Jan 06 15:39:48 2014 +0900
  31. 501c010 powerpc/corenet: CPC1 speculation disable by Dave Liu · Thu Nov 28 14:58:08 2013 +0800
  32. cc3c5b6 powerpc/mpc85xx:Make L2 cache type independent of CHASSIS2 by Prabhakar Kushwaha · Thu Aug 29 13:10:38 2013 +0530
  33. bd8ec7e Coding Style cleanup: remove trailing white space by Wolfgang Denk · Mon Oct 07 13:07:26 2013 +0200
  34. 0cc5907 powerpc/mpc85xx: Add workaround for erratum A-005125 by York Sun · Tue Aug 20 15:09:43 2013 -0700
  35. ee9d753 powerpc/srio-pcie-boot: Avoid the NOR_BOOT macro when boot from SRIO/PCIE by Liu Gang · Fri Jun 28 17:58:37 2013 +0800
  36. d79de1d Add GPL-2.0+ SPDX-License-Identifier to source files by Wolfgang Denk · Mon Jul 08 09:37:19 2013 +0200
  37. 5ca62f2 powerpc/mpc85xx: modify the functionality clear_bss and aligning the end address of the BSS by Ying Zhang · Fri Jun 07 17:25:16 2013 +0800
  38. 52bf102 powerpc/mpc85xx: Clear L1 D-cache lock by York Sun · Fri Apr 05 13:07:13 2013 +0000
  39. 284ce50 Add e6500 L2 replacement policy selection by James Yang · Mon Mar 25 07:40:03 2013 +0000
  40. 718fd95 Enable L2 cache parity/ECC error checking by James Yang · Mon Mar 25 07:39:58 2013 +0000
  41. 5631c64 e6500: Move L1 enablement after L2 enablement by Andy Fleming · Mon Mar 25 07:33:14 2013 +0000
  42. eab55c0 powerpc/mpc85xx: Add definitions for HDBCR registers by Andy Fleming · Mon Mar 25 07:33:10 2013 +0000
  43. ed70c8f Replace __bss_end__ with __bss_end by Simon Glass · Thu Mar 14 06:54:53 2013 +0000
  44. 33a619c powerpc/mpc85xx: add support for MMUv2 page sizes by Scott Wood · Fri Jan 18 15:45:58 2013 +0000
  45. 7c81090 spl/powerpc: introduce CONFIG_SPL_INIT_MINIMAL by Scott Wood · Thu Sep 20 16:35:21 2012 -0500
  46. f217316 powerpc/mpc85xx: fix TLB alignment by Scott Wood · Thu Sep 20 18:34:49 2012 -0500
  47. d6a8288 powerpc/mpc85xx: move debug tlb entry after TLB is in known state by Scott Wood · Thu Oct 25 19:27:41 2012 -0500
  48. c3d87b1 powerpc/mpc85xx: Enable L2 at the beginning of U-boot for E6500 by York Sun · Mon Oct 08 07:44:08 2012 +0000
  49. 0f2f2a3 powerpc/mpc85xx: Introduce new macros to add and delete TLB entries by York Sun · Mon Oct 08 07:44:07 2012 +0000
  50. 2bfa0f4 powerpc/85xx: clear out TLB on boot by Scott Wood · Mon Aug 20 13:10:08 2012 +0000
  51. 8080696 powerpc/fsl-corenet: work around erratum A004510 by Scott Wood · Tue Aug 14 10:14:53 2012 +0000
  52. 258120c mpc85xx: Initial SP alignment is wrong. by Joakim Tjernlund · Mon Jul 23 10:58:02 2012 +0000
  53. 5735fe1 powerpc/85xx:Fix NAND code base to support debugger by Prabhakar Kushwaha · Sun Apr 29 23:56:56 2012 +0000
  54. bc8d57c powerpc/85xx:Make debug exception vector accessible by Prabhakar Kushwaha · Sun Apr 29 23:56:43 2012 +0000
  55. 8f3e892 powerpc/85xx:Fix MSR[DE] bit in MSR to support debugger by Prabhakar Kushwaha · Sun Apr 29 23:56:30 2012 +0000
  56. e5eceec powerpc/85xx: don't touch MAS7 on e500v1 when relocating CCSR by Timur Tabi · Mon Mar 26 09:49:08 2012 +0000
  57. 4a66422 powerpc/85xx:Avoid vector table compilation for nand_spl by Prabhakar Kushwaha · Tue Feb 14 22:50:02 2012 +0000
  58. f838786 powerpc/85xx:Fix IVORs addr after vector table relocation by Prabhakar Kushwaha · Tue Feb 14 22:49:49 2012 +0000
  59. 2153b57 powerpc/85xx:Avoid hardcoded vector address for IVORs by Prabhakar Kushwaha · Tue Feb 14 22:49:29 2012 +0000
  60. 945e59a powerpc/85xx: Add workaround for erratum CPU-A003999 by Kumar Gala · Tue Nov 22 06:51:15 2011 -0600
  61. c9a1b77 powerpc/85xx: resize the boot page TLB before relocating CCSR by Timur Tabi · Mon Oct 31 13:30:45 2011 -0500
  62. c19b068 powerpc/85xx: verify the current address of CCSR before relocating it by Timur Tabi · Mon Oct 31 13:30:44 2011 -0500
  63. 2217182 powerpc/85xx: add some missing sync instructions in the CCSR relocation code by Timur Tabi · Mon Oct 31 13:30:43 2011 -0500
  64. 40402f0 powerpc/85xx: fix some comments in the CCSR relocation code by Timur Tabi · Mon Oct 31 13:30:42 2011 -0500
  65. 8ca8d82 powerpc/p4080: Add support for secure boot flow by Ruchika Gupta · Wed Dec 15 17:02:08 2010 +0000
  66. e769dea powerpc/85xx: relocate CCSR before creating the initial RAM area by Timur Tabi · Wed Aug 03 16:30:10 2011 -0500
  67. c83e7ef powerpc/85xx: provide 85xx flush_icache for cmd_cache by Matthew McClintock · Mon May 23 08:38:53 2011 +0000
  68. 61d0195 unify version_string by Andreas Bießmann · Mon Jul 18 20:24:04 2011 +0200
  69. b2d36ea Revert "PowerPC: Add support for -msingle-pic-base" by Wolfgang Denk · Wed Apr 20 22:11:21 2011 +0200
  70. 5d98e16 PowerPC: Add support for -msingle-pic-base by Joakim Tjernlund · Mon Dec 06 18:35:37 2010 +0100
  71. cedbf4b rename _end to __bss_end__ by Po-Yu Chuang · Tue Mar 01 22:59:59 2011 +0000
  72. fa103bf powerpc/85xx: Fix bug in dcache_disable by Kumar Gala · Wed Jan 05 10:33:46 2011 -0600
  73. 401b592 PowerPC: Don't destroy fixup table while doing fixups by Joakim Tjernlund · Thu Nov 04 19:02:00 2010 +0100
  74. 439a7bf powerpc/85xx: rename CONFIG_SYS_TEXT_BASE to CONFIG_SYS_MONITOR_BASE by Haiying Wang · Wed Nov 10 15:37:13 2010 -0500
  75. 0191e47 Replace CONFIG_SYS_GBL_DATA_SIZE by auto-generated value by Wolfgang Denk · Tue Oct 26 14:34:52 2010 +0200
  76. c61b25a powerpc: do not fixup NULL ptrs by Joakim Tjernlund · Thu Oct 14 11:51:44 2010 +0200
  77. 0708bc6 Rename TEXT_BASE into CONFIG_SYS_TEXT_BASE by Wolfgang Denk · Thu Oct 07 21:51:12 2010 +0200
  78. 0c44caf powerpc: Remove warm reset entry point by Peter Tyser · Tue Sep 14 19:13:53 2010 -0500
  79. c609332 powerpc/85xx: Move INIT_RAM_ADDR physical address to 36-bit space by york · Fri Jul 02 22:25:57 2010 +0000
  80. 88fbf93 Move arch/ppc to arch/powerpc by Stefan Roese · Thu Apr 15 16:07:28 2010 +0200[Renamed from arch/ppc/cpu/mpc85xx/start.S]
  81. 29514c7 ppc: Move cpu/$CPU to arch/ppc/cpu/$CPU by Peter Tyser · Mon Apr 12 22:28:09 2010 -0500[Renamed from cpu/mpc85xx/start.S]
  82. 8709aed 85xx: Set HID1[mbdd] on e500v2 rev5.0 or greater by Sandeep Gopalpet · Fri Mar 12 10:45:02 2010 +0530
  83. 5530cb8 85xx: Add defines for BUCSR bits to make code more readable by Kumar Gala · Mon Mar 29 13:50:31 2010 -0500
  84. 48bd5f0 85xx: Fix enabling of L1 cache parity on secondary cores by Kumar Gala · Fri Mar 26 15:14:43 2010 -0500
  85. 3fbaa4d ppc: Use r12 instead of r14 as GOT pointer. by Joakim Tjernlund · Tue Jan 19 14:41:56 2010 +0100
  86. 4ff6bc0 ppc: Loose GOT access in IRQ by Joakim Tjernlund · Tue Jan 19 14:41:55 2010 +0100
  87. 8d2817c 85xx: Add support for e500mc cache stashing by Kumar Gala · Thu Mar 19 02:53:01 2009 -0500
  88. 4f2fdac relocation: Do not relocate NULL pointers. by Joakim Tjernlund · Thu Oct 08 02:03:51 2009 +0200
  89. 0255cd7 ppc/85xx: add boot from NAND/eSDHC/eSPI support by Mingkai Hu · Fri Sep 11 14:19:10 2009 +0800
  90. c417c91 ppc/85xx: Introduce low level write_tlb function by Kumar Gala · Fri Sep 11 11:27:00 2009 -0500
  91. 31e6010 ppc/85xx: Ensure that MAS8 is zero when writing TLB entries. by Scott Wood · Thu Aug 20 17:45:05 2009 -0500
  92. 4211596 ppc/85xx: Don't enable interrupts before we're ready by Scott Wood · Thu Aug 20 17:44:20 2009 -0500
  93. c24a905 85xx: Add support for setting IVORs to fixed offset defaults by Kumar Gala · Fri Aug 14 13:37:54 2009 -0500
  94. c984913 MPC85xx: Add MPC8569 CPU support by Haiying Wang · Fri Mar 27 17:02:44 2009 -0400
  95. e56f2c5 85xx: Add support for additional e500mc features by Kumar Gala · Thu Mar 19 09:16:10 2009 -0500
  96. 68aec14 85xx: Fix the boot window issue by Dave Liu · Tue Dec 16 12:09:27 2008 +0800
  97. 6294850 Update U-Boot's build timestamp on every compile by Peter Tyser · Mon Nov 03 09:30:59 2008 -0600
  98. 9f4a689 85xx: Add basic e500mc core support by Kumar Gala · Thu Oct 23 01:47:38 2008 -0500
  99. 5c953ca 85xx: Use CONFIG_SYS_CACHELINE_SIZE instead of magic number by Kumar Gala · Thu Oct 23 01:47:37 2008 -0500
  100. 32090b3 85xx: Export invalidate_{i,d}cache and add flush_dcache by Kumar Gala · Mon Sep 22 14:11:10 2008 -0500