Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b1a6658cf96a5a7447286c2f7e331307797aa7e8 / include / fsl_ddr_dimm_params.h
  1. d3e6816 Revert "drivers/ddr/fsl: Dual-license DDR driver" by Tom Rini · 7 years ago
  2. 6d49eda drivers/ddr/fsl: Dual-license DDR driver by York Sun · 7 years ago
  3. 74588bb drivers/ddr/fsl: Cleanup unused variable by York Sun · 7 years ago
  4. bc2f32a drivers/ddr/fsl: Add calculation of register control words by York Sun · 7 years ago
  5. 6db4fdd drivers/ddr/fsl: Add 3DS RDIMM support by York Sun · 7 years ago
  6. e237880 Add more SPDX-License-Identifier tags by Tom Rini · 9 years ago
  7. 2c0b62d driver/ddr/fsl: Add support for multiple DDR clocks by York Sun · 10 years ago
  8. 2896cb7 driver/ddr/fsl: Add DDR4 support to Freescale DDR driver by York Sun · 11 years ago
  9. f062659 Driver/DDR: Moving Freescale DDR driver to a common driver by York Sun · 11 years ago[Renamed from arch/powerpc/include/asm/fsl_ddr_dimm_params.h]
  10. 0b81093 mpc8xxx: set x2 DDR3 refresh rate if SPD config requires it by Valentin Longchamp · 11 years ago
  11. 4a71741 powerpc: Fix CamelCase warnings in DDR related code by Priyanka Jain · 11 years ago
  12. 4889c98 powerpc/mpc8xxx: Add x4 DDR device support by York Sun · 11 years ago
  13. 794c692 powerpc/mpc8xxx: Add fine timing support for DDR3 by York Sun · 12 years ago
  14. fbe6595 powerpc/mpc8xxx: fix recognition of DIMMs with ECC and Address Parity by York Sun · 14 years ago
  15. de87932 powerpc/8xxx: Enable DDR3 RDIMM support by york · 14 years ago
  16. 88fbf93 Move arch/ppc to arch/powerpc by Stefan Roese · 15 years ago[Renamed from arch/ppc/include/asm/fsl_ddr_dimm_params.h]
  17. 3cba3c1 Move architecture-specific includes to arch/$ARCH/include/asm by Peter Tyser · 15 years ago[Renamed from include/asm-ppc/fsl_ddr_dimm_params.h]
  18. 4be87b2 fsl-ddr: add the DDR3 SPD infrastructure by Dave Liu · 16 years ago
  19. fa44036 Pass dimm parameters to populate populate controller options by Haiying Wang · 16 years ago[Renamed from cpu/mpc8xxx/ddr/ddr1_2_dimm_params.h]
  20. 124b082 FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code. by Kumar Gala · 16 years ago