Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / af8cbc3ccf60b9cbbb91eb58db84732c164e78ef / arch / arm / mach-exynos / soc.c
  1. 07707fa exynos: Avoid duplicate reset_cpu with SYSRESET enabled by Sam Protsenko · Mon Oct 30 11:55:02 2023 -0500
  2. eb16431 arm: exynos: Include missing CPU header in soc.c by Sam Protsenko · Fri Oct 20 16:46:31 2023 -0500
  3. 6f14d5f reset: Remove addr parameter from reset_cpu() by Harald Seiler · Tue Dec 15 16:47:52 2020 +0100
  4. 274e0b0 common: Drop net.h from common header by Simon Glass · Sun May 10 11:39:56 2020 -0600
  5. 1d91ba7 common: Move some cache and MMU functions out of common.h by Simon Glass · Thu Nov 14 12:57:37 2019 -0700
  6. 43ec7e0 CONFIG_SPL_SYS_[DI]CACHE_OFF: add by Trevor Woerner · Fri May 03 09:41:00 2019 -0400
  7. 81b1a67 arm: v7: Kconfig: Rename CPU_V7 as CPU_V7A by Lokesh Vutla · Thu Apr 26 18:21:26 2018 +0530
  8. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  9. f1855fc arm: exynos7420: remove custome low level init function by Thomas Abraham · Wed Nov 16 18:49:16 2016 +0530
  10. d23cb31 arm: exynos: add support for Exynos7420 SoC by Thomas Abraham · Sat Apr 23 22:18:13 2016 +0530
  11. a99ad39 arm: exynos: realign the code to allow support for newer 64-bit platforms by Thomas Abraham · Sat Apr 23 22:18:12 2016 +0530
  12. 74f8486 ARM: exynos: move SoC sources to mach-exynos by Thomas Abraham · Mon Aug 03 17:58:00 2015 +0530[Renamed from arch/arm/cpu/armv7/exynos/soc.c]
  13. 7362280 Exynos: Fix L2 cache timings on Exynos5420 and Exynos5800 by Doug Anderson · Fri Feb 20 13:27:20 2015 +0530
  14. 5877191 Exynos542x: add L2 control register configuration by Akshay Saraswat · Fri Feb 20 13:27:17 2015 +0530
  15. 85dcaed Exynos542x: cache: Disable clean/evict push to external by Akshay Saraswat · Fri Feb 20 13:27:16 2015 +0530
  16. d79de1d Add GPL-2.0+ SPDX-License-Identifier to source files by Wolfgang Denk · Mon Jul 08 09:37:19 2013 +0200
  17. 10cb7fa EXYNOS5: Add L2 Cache Support. by Rajeshwari Shinde · Thu Nov 29 20:29:35 2012 +0000
  18. e667e76 arm:exynos: Enable data cache at exynos based processors. by Łukasz Majewski · Tue Aug 07 03:24:03 2012 +0000
  19. 4131a77 S5PC2XX: Rename S5pc2XX to exynos by Chander Kashyap · Tue Dec 06 23:34:12 2011 +0000[Renamed from arch/arm/cpu/armv7/s5pc2xx/soc.c]
  20. b1b2468 armv7: add support for S5PC210 SoC by Minkyu Kang · Mon Jan 24 15:22:23 2011 +0900