Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ab93ef6d2e08cf05150bed86591678d80c7c0dd4 / drivers / clk / clk_zynqmp.c
  1. ebddf49 arm64: zynqmp: Switch to xlnx-zynqmp-clk header by Michal Simek · Mon Oct 14 15:42:03 2019 +0200
  2. 488f0e7 clk: zynqmp: Fixed the same if/else part error reported by coverity by Vipul Kumar · Wed Jun 27 10:44:45 2018 +0530
  3. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  4. bdfb5c4 Remove unnecessary instances of DECLARE_GLOBAL_DATA_PTR by Tom Rini · Wed Apr 18 13:50:47 2018 -0400
  5. d260ac7 clk: zynqmp: Add new compatible string for clock driver by Michal Simek · Wed Feb 21 13:59:21 2018 +0100
  6. c35e5f6 arm64: zynqmp: Print the value of pl clocks and wdt clock using clk dump by Vipul Kumar · Wed Mar 07 14:52:44 2018 +0530
  7. ec12b8b clk: zynqmp: Remove unused macros/variables by Michal Simek · Mon Apr 24 14:06:27 2017 +0200
  8. bcfc086 clk: zynqmp: Dont panic incase of mmio write/read failures by Siva Durga Prasad Paladugu · Thu Apr 13 16:59:38 2017 +0530
  9. f0471e9 clk: zynqmp: Add support for CCF driver by Siva Durga Prasad Paladugu · Fri Feb 03 23:56:49 2017 +0530
  10. 11c89f3 dm: Use dm.h header when driver mode is used by Simon Glass · Wed May 17 17:18:03 2017 -0600
  11. 468b55f clk: zynqmp: Add clock driver support for zynqmp by Siva Durga Prasad Paladugu · Tue Nov 15 16:15:41 2016 +0530