Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a5c9f353aaed98151877837e059cffe74ce4c2f6 / board / altera / arria5-socdk
  1. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  2. 32b61cf MAINTAINERS: socfpga: update email address for Dinh Nguyen by Dinh Nguyen · Tue Nov 29 09:03:13 2016 -0600
  3. 36b2812 arm: socfpga: Adding handoff for SDRAM ctrlcfg.extratime1 by Chin Liang See · Wed Sep 21 10:25:57 2016 +0800
  4. 3497115 arm: socfpga: Drop the board boilerplate by Marek Vasut · Sat Dec 05 21:10:44 2015 +0100
  5. 52e8aa2 arm: socfpga: arria5-socdk: Probe DWC2 UDC from OF instead of hard-coded data by Marek Vasut · Sat Dec 05 19:24:22 2015 +0100
  6. 59bb42c arm: socfpga: arria5-socdk: Remove Micrel PHY configuration by Marek Vasut · Sat Dec 05 17:54:35 2015 +0100
  7. f1be9cb usb: s3c-otg: Rename usb/s3c_udc.h to usb/dwc2_udc.h by Marek Vasut · Fri Dec 04 02:51:20 2015 +0100
  8. 01b61fa usb: s3c-otg: Rename s3c_udc_probe() function by Marek Vasut · Fri Dec 04 02:26:33 2015 +0100
  9. 6939aca usb: s3c-otg: Rename struct s3c_plat_otg_data by Marek Vasut · Fri Dec 04 02:23:29 2015 +0100
  10. 1b57fc5 arm: socfpga: update MAINTAINERS' file for cyclone5_socdk and arria5_socdk by Dinh Nguyen · Tue Sep 22 17:01:33 2015 -0500
  11. af42e2a arm: socfpga: Fix ArriaV SoCDK PLL config by Marek Vasut · Wed Aug 19 07:46:49 2015 +0200
  12. 407fbf7 arm: socfpga: Fix MAINTAINERS entry for CV/AV SoCDK by Marek Vasut · Wed Aug 19 22:25:44 2015 +0200
  13. 7b64873 arm: socfpga: Make the pinmux table const u8 by Marek Vasut · Mon Aug 10 22:17:46 2015 +0200
  14. 372f70d arm: socfpga: Switch to filtered QTS files by Marek Vasut · Mon Aug 10 21:21:07 2015 +0200
  15. 41f1830 arm: socfpga: Remove CV-specific parts from AV-SoCDK by Marek Vasut · Mon Aug 10 21:37:14 2015 +0200
  16. 3f4c561 arm: socfpga: Split Altera socfpga into AV and CV SoCDK by Marek Vasut · Mon Aug 10 21:24:53 2015 +0200