Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a3f4a85c6ddd585ecd9d89a8c970c6c5990a3605 / arch / x86 / cpu / ivybridge
  1. 06e694f x86: chromebook_link: dts: Add PCH and LPC devices by Simon Glass · Thu Mar 26 09:29:29 2015 -0600
  2. 404bc5e dm: x86: Add a uclass for a Platform Controller Hub by Simon Glass · Thu Mar 26 09:29:27 2015 -0600
  3. 35f15f6 dm: x86: spi: Convert ICH SPI driver to driver model by Simon Glass · Thu Mar 26 09:29:26 2015 -0600
  4. e0e7b36 dm: x86: pci: Convert chromebook_link to use driver model for pci by Simon Glass · Thu Mar 05 12:25:33 2015 -0700
  5. 7567f46 x86: Split up arch_cpu_init() by Simon Glass · Thu Mar 05 12:25:17 2015 -0700
  6. 240d06d x86: Add a x86_ prefix to the x86-specific PCI functions by Simon Glass · Thu Mar 05 12:25:15 2015 -0700
  7. 684818d x86: video: Allow video ROM execution to fall back to the other method by Simon Glass · Tue Jan 27 22:13:34 2015 -0700
  8. 461cebf x86: Rename MMCONF_BASE_ADDRESS and make it common across x86 by Simon Glass · Tue Jan 27 22:13:33 2015 -0700
  9. e860ee4 x86: ivybridge: Drop the Kconfig MRC cache information by Simon Glass · Mon Jan 19 22:16:16 2015 -0700
  10. 428dfa4 x86: Implement a cache for Memory Reference Code parameters by Simon Glass · Mon Jan 19 22:16:14 2015 -0700
  11. 9281eb5 x86: ivybridge: Update microcode early in boot by Simon Glass · Thu Jan 01 16:18:14 2015 -0700
  12. e591101 x86: ivybridge: Add a way to turn off the CAR by Simon Glass · Thu Jan 01 16:18:12 2015 -0700
  13. a754b95 x86: ivybridge: Request MTRRs for DRAM regions by Simon Glass · Thu Jan 01 16:18:10 2015 -0700
  14. 5a530b6 x86: ivybridge: Set up an MTRR for the video frame buffer by Simon Glass · Thu Jan 01 16:18:08 2015 -0700
  15. 7bf5b9e x86: Add support for MTRRs by Simon Glass · Thu Jan 01 16:18:07 2015 -0700
  16. 666534f x86: ivybridge: Drop support for ROM caching by Simon Glass · Thu Jan 01 16:18:06 2015 -0700
  17. 19ec76d x86: ivybridge: Only run the Video BIOS when video is enabled by Simon Glass · Thu Jan 01 16:18:02 2015 -0700
  18. 293f497 x86: Use consistent name XXX_ADDR for binary blob flash address by Bin Meng · Wed Dec 17 15:50:42 2014 +0800
  19. c8a5c41 x86: Correct problems in the microcode loading by Simon Glass · Mon Dec 15 22:02:41 2014 -0700
  20. 44679e7 x86: ivybridge: Update the microcode by Simon Glass · Mon Dec 15 22:02:40 2014 -0700
  21. 642d248 x86: Add post failure codes for bist and car by Bin Meng · Fri Dec 12 21:05:30 2014 +0800
  22. d90f8e1 x86: Add initial video device init for Intel GMA by Simon Glass · Fri Nov 14 20:56:36 2014 -0700
  23. 61612ed x86: ivybridge: Add northbridge init functions by Simon Glass · Mon Nov 24 21:18:18 2014 -0700
  24. cf46d37 x86: Add init for model 206AX CPU by Simon Glass · Mon Nov 24 21:18:16 2014 -0700
  25. 79248a1 x86: ivybridge: Set up XHCI USB by Simon Glass · Fri Nov 14 18:18:42 2014 -0700
  26. 194d757 x86: ivybridge: Set up EHCI USB by Simon Glass · Fri Nov 14 18:18:40 2014 -0700
  27. cd0adb3 x86: ivybridge: Add SATA init by Simon Glass · Fri Nov 14 18:18:38 2014 -0700
  28. 06409c9 x86: ivybridge: Add additional LPC init by Simon Glass · Fri Nov 14 18:18:35 2014 -0700
  29. f307708 x86: ivybridge: Add PCH init by Simon Glass · Fri Nov 14 18:18:34 2014 -0700
  30. 17f1c40 x86: ivybridge: Add support for BD82x6x PCH by Simon Glass · Fri Nov 14 18:18:32 2014 -0700
  31. 268eefd x86: ivybridge: Implement SDRAM init by Simon Glass · Wed Nov 12 22:42:28 2014 -0700
  32. d22f5c9 x86: ivybridge: Add LAPIC support by Simon Glass · Wed Nov 12 22:42:27 2014 -0700
  33. 30580fc x86: ivybridge: Add early init for PCH devices by Simon Glass · Wed Nov 12 22:42:23 2014 -0700
  34. f79d538 x86: ivybridge: Perform Intel microcode update on boot by Simon Glass · Wed Nov 12 22:42:21 2014 -0700
  35. 367077a x86: ivybridge: Check BIST value on boot by Simon Glass · Wed Nov 12 22:42:20 2014 -0700
  36. f226c41 x86: ivybridge: Perform initial CPU setup by Simon Glass · Wed Nov 12 22:42:19 2014 -0700
  37. dcfac35 x86: ivybridge: Add early LPC init so that serial works by Simon Glass · Wed Nov 12 22:42:15 2014 -0700
  38. 3274ae0 x86: ivybridge: Enable PCI in early init by Simon Glass · Wed Nov 12 22:42:13 2014 -0700
  39. 98f139b x86: chromebook_link: Implement CAR support (cache as RAM) by Simon Glass · Wed Nov 12 22:42:10 2014 -0700
  40. 0b36ecd x86: Add chromebook_link board by Simon Glass · Wed Nov 12 22:42:07 2014 -0700