Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a285ea6bc124dddc57e66e52d693cae691873cf7 / arch / arm / dts / socfpga.dtsi
  1. 4201cc0 arm: socfpga: dts: Add bank-name property to each GPIO bank by Marek Vasut · Mon Aug 10 17:20:23 2015 +0200
  2. aa66c84 arm: socfpga: Make the DT mmc node consistent by Marek Vasut · Sun Aug 02 22:55:24 2015 +0200
  3. 79021fc arm: dts: socfpga: Add mmc alias by Marek Vasut · Sat Jul 25 10:47:22 2015 +0200
  4. ffccc62 arm: dts: socfpga: Fix SPI aliases by Marek Vasut · Tue Jul 21 11:25:14 2015 +0200
  5. 480f3b5 spi: cadence_qspi: get sram size from device tree by Vikas Manocha · Thu Jul 02 18:29:44 2015 -0700
  6. f310d0d dt: socfpga: Replace num-chipselect with num-cs by Marek Vasut · Wed Dec 31 20:14:56 2014 +0100
  7. 67e767d dt: socfpga: Rename snps, dw-spi-mmio to snps, dw-apb-ssi by Marek Vasut · Wed Dec 31 20:14:55 2014 +0100
  8. 33432c3 arm: socfpga: dts: Add spi0/1 dts nodes for the Designware master SPI devices by Stefan Roese · Fri Nov 07 13:50:32 2014 +0100
  9. 2948d19 arm: socfpga: dts: Add Cadence QSPI DT node to socfpga.dtsi by Stefan Roese · Fri Nov 07 12:37:50 2014 +0100
  10. d3b436e arm: socfpga: dts: Move to SPDX license identifiers by Stefan Roese · Fri Nov 14 08:10:44 2014 +0100
  11. 76ba23f arm: socfpga: Add DT support for SoCFPGA and add socfpga_socrates target by Stefan Roese · Fri Nov 07 14:10:41 2014 +0100