1. 81b1d62 phy: marvell: a3700: Set TXDCLK_2X_SEL bit during PCIe initialization by Pali Rohár · 3 years, 2 months ago
  2. 2d72d04 phy: marvell: cp110: clean up driver after it was moved to atf by Grzegorz Jaszczyk · 7 years ago
  3. 19ce44c phy: marvell: Support changing SERDES map in board file by Marek Behún · 6 years ago
  4. 3c340ed phy: marvell: a3700: Save/restore selector reg in SGMII init by Marek Behún · 7 years ago
  5. 79c115a phy: marvell: a3700: Fix SGMII cfg and stat register addresses by Marek Behún · 7 years ago
  6. 2684a39 phy: marvell: a3700: revise the USB3 comphy setting during power on by zachary · 7 years ago
  7. ef6f36e phy: marvell: a3700: Access USB3 register indirectly on lane 2 by Marek Behún · 7 years ago
  8. a89ae13 phy: marvell: a3700: Don't create functional macro for each register by Marek Behún · 7 years ago
  9. ee3e2f6 phy: marvell: a3700: Use reg_set16 instead of phy_write16 by Marek Behún · 7 years ago
  10. 4c02f73 phy: marvell: a3700: Change return type of macro MVEBU_REG by Marek Behún · 7 years ago
  11. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · 7 years ago
  12. 8dfa4ee marvell: comphy_a3700: fix bitmask by Andre Przywara · 8 years ago
  13. 8f64e26 drivers/phy: Add Marvell SerDes / PHY drivers used on Armada 3k by Stefan Roese · 9 years ago