Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 94d9252faef94c124a65a478aa70dab564fcf03e / drivers / clk / microchip
  1. 54713d6 clk: microchip: mpfs: support new syscon based devicetree configuration by Conor Dooley · Wed Oct 23 11:17:52 2024 +0100
  2. dec7ea0 Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet" by Tom Rini · Mon May 20 13:35:03 2024 -0600
  3. abb9a04 Revert "Merge patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"" by Tom Rini · Sat May 18 20:20:43 2024 -0600
  4. 32fa621 clk: Remove <common.h> and add needed includes by Tom Rini · Wed May 01 19:30:36 2024 -0600
  5. 7bde2d2 clk: microchip: mpfs: fix criticality of peripheral clocks by Conor Dooley · Tue Oct 25 08:58:48 2022 +0100
  6. 73a1d60 clk: microchip: mpfs: fix periph clk parentage by Conor Dooley · Tue Oct 25 08:58:47 2022 +0100
  7. d4bbef0 clk: microchip: mpfs: fix reference clock handling by Conor Dooley · Tue Oct 25 08:58:46 2022 +0100
  8. 4a182e0 clk: microchip: mpfs: convert parent rate acquistion to get_get_rate() by Conor Dooley · Tue Oct 25 08:58:45 2022 +0100
  9. 35c8464 clk: Use generic CCF ops where possible by Sean Anderson · Sun Mar 20 16:34:46 2022 -0400
  10. 47b4c02 doc: replace @return by Return: by Heinrich Schuchardt · Wed Jan 19 18:05:50 2022 +0100
  11. 3ff5d69 clk: mpfs_clk: Enable DM_FLAG_PRE_RELOC flag by Bin Meng · Wed Mar 31 15:24:49 2021 +0800
  12. 0c4ae80 clk: Add Microchip PolarFire SoC clock driver by Padmarao Begari · Fri Jan 15 08:20:38 2021 +0530