Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
93f6bc229977240834992f3b1f25f1d593ab810c
/
board
/
xilinx
/
versal
/
board.c
0f2af88
common: Drop log.h from common header
by Simon Glass
· Sun May 10 11:40:05 2020 -0600
ed38aef
command: Remove the cmd_tbl_t typedef
by Simon Glass
· Sun May 10 11:40:03 2020 -0600
274e0b0
common: Drop net.h from common header
by Simon Glass
· Sun May 10 11:39:56 2020 -0600
9c91e61
xilinx: Move bootmode detection to separate function
by Michal Simek
· Wed Apr 08 11:04:41 2020 +0200
b90b97e
xilinx: Move initrd_high setup to common location
by Michal Simek
· Wed Apr 08 10:51:36 2020 +0200
705d44a
xilinx: Introduce board_late_init_xilinx()
by Michal Simek
· Tue Mar 31 12:39:37 2020 +0200
afb0215
common: Move reset_cpu() to the CPU header
by Simon Glass
· Sat Dec 28 10:45:01 2019 -0700
5fa6c1e
board: xilinx: Add support for user configurable boot script offset
by T Karthik Reddy
· Wed Dec 18 03:34:41 2019 -0700
bc2b964
arm64: versal: Fix emmc boot mode boot_target issue
by T Karthik Reddy
· Mon Dec 16 04:44:26 2019 -0700
a7b5130
common: Move some board functions out of common.h
by Simon Glass
· Thu Nov 14 12:57:46 2019 -0700
495a5dc
common: Move get_ticks() function out of common.h
by Simon Glass
· Thu Nov 14 12:57:30 2019 -0700
facca9a
arm64: versal: Add new dfu usb distro boot command
by T Karthik Reddy
· Thu Jul 11 16:07:57 2019 +0530
00784e0
arm64: versal: Add new jtag distro boot command
by Siva Durga Prasad Paladugu
· Tue Jun 25 17:13:14 2019 +0530
21eb5cc
arm64: versal: Enable memory mapping via DT
by Michal Simek
· Mon Apr 29 09:39:09 2019 -0700
c5cf9d1
arm64: versal: Set initrd_high to as high as possible
by Siva Durga Prasad Paladugu
· Mon Aug 05 23:28:30 2019 +0530
b739897
arm64: versal: fpga: Add PL bit stream load support
by Siva Durga Prasad Paladugu
· Mon Aug 05 15:54:59 2019 +0530
37c2ff8
arm64: versal: Define board_late_init for versal
by Siva Durga Prasad Paladugu
· Thu Jan 31 17:28:14 2019 +0530
f56f7d1
arm64: versal: Move IOU_SWITCH_DIVISOR0 to Kconfig
by Michal Simek
· Mon Jan 28 11:12:41 2019 +0100
19f6c97
arm64: versal: Remove one level of indentation in board_early_init_r()
by Michal Simek
· Mon Jan 28 11:08:00 2019 +0100
4b066a1
arm64: versal: Add support for new Xilinx Versal ACAPs
by Michal Simek
· Wed Aug 22 14:55:27 2018 +0200