Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
938e69361c2ca009ffbdfc5e923ed482cdc0d75b
/
include
/
common_timing_params.h
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
d3e6816
Revert "drivers/ddr/fsl: Dual-license DDR driver"
by Tom Rini
· Wed Feb 14 21:34:05 2018 -0500
6d49eda
drivers/ddr/fsl: Dual-license DDR driver
by York Sun
· Wed Feb 07 11:47:22 2018 -0800
6db4fdd
drivers/ddr/fsl: Add 3DS RDIMM support
by York Sun
· Mon Jan 29 09:44:35 2018 -0800
e237880
Add more SPDX-License-Identifier tags
by Tom Rini
· Thu Jan 14 22:05:13 2016 -0500
2896cb7
driver/ddr/fsl: Add DDR4 support to Freescale DDR driver
by York Sun
· Thu Mar 27 17:54:47 2014 -0700
f062659
Driver/DDR: Moving Freescale DDR driver to a common driver
by York Sun
· Mon Sep 30 09:22:09 2013 -0700
[Renamed from arch/powerpc/cpu/mpc8xxx/ddr/common_timing_params.h]
0b81093
mpc8xxx: set x2 DDR3 refresh rate if SPD config requires it
by Valentin Longchamp
· Fri Oct 18 11:47:20 2013 +0200
4a71741
powerpc: Fix CamelCase warnings in DDR related code
by Priyanka Jain
· Wed Sep 25 10:41:19 2013 +0530
de87932
powerpc/8xxx: Enable DDR3 RDIMM support
by york
· Fri Jul 02 22:25:55 2010 +0000
88fbf93
Move arch/ppc to arch/powerpc
by Stefan Roese
· Thu Apr 15 16:07:28 2010 +0200
[Renamed from arch/ppc/cpu/mpc8xxx/ddr/common_timing_params.h]
29514c7
ppc: Move cpu/$CPU to arch/ppc/cpu/$CPU
by Peter Tyser
· Mon Apr 12 22:28:09 2010 -0500
[Renamed from cpu/mpc8xxx/ddr/common_timing_params.h]
124b082
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
by Kumar Gala
· Tue Aug 26 15:01:29 2008 -0500