Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8f20e7372cc25f0ff9a7591fb5f21d60a1081f4b / drivers / clk / altera
  1. 3ba929a common: Drop asm/global_data.h from common header by Simon Glass · Fri Oct 30 21:38:53 2020 -0600
  2. b75b15b dm: treewide: Rename ..._platdata variables to just ..._plat by Simon Glass · Thu Dec 03 16:55:23 2020 -0700
  3. aad29ae dm: treewide: Rename ofdata_to_platdata() to of_to_plat() by Simon Glass · Thu Dec 03 16:55:21 2020 -0700
  4. fa20e93 dm: treewide: Rename dev_get_platdata() to dev_get_plat() by Simon Glass · Thu Dec 03 16:55:20 2020 -0700
  5. 71fa5b4 dm: treewide: Rename 'platdata' variables to just 'plat' by Simon Glass · Thu Dec 03 16:55:18 2020 -0700
  6. 8a2b47f dm: treewide: Rename auto_alloc_size members to be shorter by Simon Glass · Thu Dec 03 16:55:17 2020 -0700
  7. 9579301 clk: agilex: Additional membus writes for HPS PLL by Chee Hong Ang · Fri Jul 10 20:55:23 2020 +0800
  8. 2d94ee6 clk: agilex: Handle clock configuration differently in SPL and U-Boot proper by Chee Hong Ang · Fri Jul 10 20:55:22 2020 +0800
  9. 7609220 clk: agilex: Add clock enable support by Ley Foon Tan · Fri Jul 10 20:55:21 2020 +0800
  10. f94b0fd clk: agilex: Add NAND clock support by Ley Foon Tan · Fri Jul 10 20:55:20 2020 +0800
  11. a89b4de treewide: convert devfdt_get_addr() to dev_read_addr() by Masahiro Yamada · Fri Jul 17 14:36:48 2020 +0900
  12. 5a9ecb2 Revert "Merge tag 'dm-pull-20jul20' of git://git.denx.de/u-boot-dm" by Tom Rini · Fri Jul 24 08:42:06 2020 -0400
  13. a831cef treewide: convert devfdt_get_addr() to dev_read_addr() by Masahiro Yamada · Fri Jul 17 14:36:48 2020 +0900
  14. 4dcacfc common: Drop linux/bitops.h from common header by Simon Glass · Sun May 10 11:40:13 2020 -0600
  15. 0f2af88 common: Drop log.h from common header by Simon Glass · Sun May 10 11:40:05 2020 -0600
  16. 9d0731d dm: core: remove the duplicated function dm_ofnode_pre_reloc by Patrick Delaunay · Fri Apr 03 11:39:18 2020 +0200
  17. f54b71e clk: socfpga: Read the clock parent's register base in probe function by Chee Hong Ang · Mon Mar 09 01:21:59 2020 -0700
  18. 9bc1564 dm: core: Create a new header file for 'compat' features by Simon Glass · Mon Feb 03 07:36:16 2020 -0700
  19. d66c5f7 dm: core: Require users of devres to include the header by Simon Glass · Mon Feb 03 07:36:15 2020 -0700
  20. ef5458f clk: agilex: Add clock driver for Agilex by Ley Foon Tan · Wed Nov 27 15:55:22 2019 +0800
  21. acdb7af clk: socfpga: replace dm_fdt_pre_reloc by dm_ofnode_pre_reloc by Patrick Delaunay · Wed Mar 20 18:21:25 2019 +0100
  22. c826a09 clk: Remove DM_FLAG_PRE_RELOC flag in various drivers by Bin Meng · Wed Oct 24 06:36:29 2018 -0700
  23. d6e53c7 drivers: cosmetic: Convert SPDX license tags to Linux Kernel style by Patrick Delaunay · Fri Oct 26 09:02:52 2018 +0200
  24. 3f9d735 clk: socfpga: Add initial Arria10 clock driver by Marek Vasut · Tue Jul 31 17:58:07 2018 +0200