Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
8ccb33f4aa8fb5842d19ce1c63a00b7d1d3d7052
/
cpu
/
mpc8xxx
/
ddr
/
main.c
b135d93
fsl ddr skip interleaving if not supported.
by Ed Swarthout
· Wed Oct 29 09:21:44 2008 -0500
b834f92
Check DDR interleaving mode
by Haiying Wang
· Fri Oct 03 12:37:10 2008 -0400
fa44036
Pass dimm parameters to populate populate controller options
by Haiying Wang
· Fri Oct 03 12:36:55 2008 -0400
272b596
Make DDR interleaving mode work correctly
by Haiying Wang
· Fri Oct 03 12:36:39 2008 -0400
9dbbd7b
Coding style cleanup, update CHANGELOG
by Wolfgang Denk
· Sat Sep 13 02:23:05 2008 +0200
124b082
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
by Kumar Gala
· Tue Aug 26 15:01:29 2008 -0500