Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
8b92bdf8bbe7f5640137bf21597a588b81dc691c
/
arch
/
x86
/
cpu
7e96d31
x86: quark: Enable on-chip ethernet controllers
by Bin Meng
· Wed Mar 11 11:25:56 2015 +0800
0ddc04b
arch/x86/cpu/quark/mrc.c: Switch to U_BOOT_DATE / U_BOOT_TIME
by Tom Rini
· Thu Feb 19 06:58:57 2015 -0500
15e3f28
x86: quark: MRC codes clean up
by Bin Meng
· Tue Mar 10 18:31:20 2015 +0800
ffdb488
remove unnecessary version.h includes
by Rob Herring
· Tue Mar 17 15:28:55 2015 -0500
d79593b
x86: Add SD/MMC support to quark/galileo
by Bin Meng
· Wed Feb 04 16:26:13 2015 +0800
ba6faff
x86: Add SPI support to quark/galileo
by Bin Meng
· Wed Feb 04 16:26:12 2015 +0800
3446986
x86: quark: Initialize non-standard BARs
by Bin Meng
· Wed Feb 04 16:26:09 2015 +0800
cdffd3b
x86: quark: Call MRC in dram_init()
by Bin Meng
· Thu Feb 05 23:42:28 2015 +0800
72ce2af
x86: quark: Enable the Memory Reference Code build
by Bin Meng
· Thu Feb 05 23:42:25 2015 +0800
93b4a39
x86: quark: Add System Memory Controller support
by Bin Meng
· Thu Feb 05 23:42:24 2015 +0800
e159cdf
x86: quark: Add utility codes needed for MRC
by Bin Meng
· Thu Feb 05 23:42:23 2015 +0800
4915037
x86: quark: Add Memory Reference Code (MRC) main routines
by Bin Meng
· Thu Feb 05 23:42:22 2015 +0800
06118ba
x86: quark: Bypass TSC calibration
by Bin Meng
· Thu Feb 05 23:42:21 2015 +0800
8ba49fe
x86: Enable the Intel quark/galileo build
by Bin Meng
· Mon Feb 02 22:35:29 2015 +0800
81da5a8
x86: Add basic Intel Quark processor support
by Bin Meng
· Mon Feb 02 22:35:27 2015 +0800
1d3068c
x86: quark: Add Cache-As-RAM initialization
by Bin Meng
· Mon Feb 02 22:35:26 2015 +0800
96c05fc
x86: quark: Add routines to access message bus registers
by Bin Meng
· Mon Feb 02 22:35:24 2015 +0800
4a56f10
x86: Add support for Intel Minnowboard Max
by Simon Glass
· Tue Jan 27 22:13:47 2015 -0700
45c083b
x86: Allow FSP Kconfig settings for all x86
by Simon Glass
· Tue Jan 27 22:13:41 2015 -0700
509805b
x86: mmc: Move common FSP functions into a common file
by Simon Glass
· Tue Jan 27 22:13:39 2015 -0700
2cf265e
x86: Make CAR and DRAM FSP code common
by Simon Glass
· Tue Jan 27 22:13:38 2015 -0700
b93abfc
x86: Move common FSP code into a common location
by Simon Glass
· Tue Jan 27 22:13:36 2015 -0700
684818d
x86: video: Allow video ROM execution to fall back to the other method
by Simon Glass
· Tue Jan 27 22:13:34 2015 -0700
461cebf
x86: Rename MMCONF_BASE_ADDRESS and make it common across x86
by Simon Glass
· Tue Jan 27 22:13:33 2015 -0700
e860ee4
x86: ivybridge: Drop the Kconfig MRC cache information
by Simon Glass
· Mon Jan 19 22:16:16 2015 -0700
6f71f60
x86: config: Enable hook for saving MRC configuration
by Simon Glass
· Mon Jan 19 22:16:15 2015 -0700
428dfa4
x86: Implement a cache for Memory Reference Code parameters
by Simon Glass
· Mon Jan 19 22:16:14 2015 -0700
f4072ee
x86: Use ipchecksum from net/
by Simon Glass
· Mon Jan 19 22:16:09 2015 -0700
65db0c9
x86: Fix various code format issues in start16.S
by Bin Meng
· Tue Jan 20 11:25:44 2015 +0800
80d2976
x86: Test mtrr support flag before accessing mtrr msr
by Bin Meng
· Thu Jan 22 11:29:41 2015 +0800
47eac04
x86: Save mtrr support flag in global data
by Bin Meng
· Thu Jan 22 11:29:40 2015 +0800
068fb35
x86: Add missing DECLARE_GLOBAL_DATA_PTR for mtrr.c
by Bin Meng
· Thu Jan 22 11:29:39 2015 +0800
5390bba
x86: coreboot: Configure pci memory regions
by Bin Meng
· Tue Jan 06 22:14:23 2015 +0800
5d710a5
x86: coreboot: Move coreboot-specific defines from coreboot.h to Kconfig
by Bin Meng
· Tue Jan 06 22:14:18 2015 +0800
4c07a84
x86: coreboot: Set up timer base correctly
by Bin Meng
· Tue Jan 06 22:14:13 2015 +0800
2f848bc
x86: fsp: Drop get_hob_type() and get_hob_length()
by Bin Meng
· Tue Jan 06 14:04:36 2015 +0800
9281eb5
x86: ivybridge: Update microcode early in boot
by Simon Glass
· Thu Jan 01 16:18:14 2015 -0700
78da72c
x86: Disable CAR before relocation on platforms that need it
by Simon Glass
· Thu Jan 01 16:18:13 2015 -0700
e591101
x86: ivybridge: Add a way to turn off the CAR
by Simon Glass
· Thu Jan 01 16:18:12 2015 -0700
a754b95
x86: ivybridge: Request MTRRs for DRAM regions
by Simon Glass
· Thu Jan 01 16:18:10 2015 -0700
5a530b6
x86: ivybridge: Set up an MTRR for the video frame buffer
by Simon Glass
· Thu Jan 01 16:18:08 2015 -0700
7bf5b9e
x86: Add support for MTRRs
by Simon Glass
· Thu Jan 01 16:18:07 2015 -0700
666534f
x86: ivybridge: Drop support for ROM caching
by Simon Glass
· Thu Jan 01 16:18:06 2015 -0700
19ec76d
x86: ivybridge: Only run the Video BIOS when video is enabled
by Simon Glass
· Thu Jan 01 16:18:02 2015 -0700
2b21598
x86: Simplify the fsp hob access functions
by Bin Meng
· Tue Dec 30 16:02:05 2014 +0800
f1b81fc
pci: Make pci apis usable before relocation
by Bin Meng
· Tue Dec 30 22:53:21 2014 +0800
9634dde
x86: Support pci bus scan in the early phase
by Bin Meng
· Tue Dec 30 22:53:20 2014 +0800
9525645
x86: Add missing DECLARE_GLOBAL_DATA_PTR for pci.c
by Bin Meng
· Tue Dec 30 22:53:19 2014 +0800
db60d86
x86: Clean up the FSP support codes
by Bin Meng
· Wed Dec 17 15:50:49 2014 +0800
8046aa8
x86: crownbay: Add SDHCI support
by Bin Meng
· Wed Dec 17 15:50:46 2014 +0800
b8b4440
x86: crownbay: Add SPI flash support
by Bin Meng
· Wed Dec 17 15:50:44 2014 +0800
293f497
x86: Use consistent name XXX_ADDR for binary blob flash address
by Bin Meng
· Wed Dec 17 15:50:42 2014 +0800
2f32622
x86: Add queensbay and crownbay Kconfig files
by Bin Meng
· Wed Dec 17 15:50:40 2014 +0800
ba73550
x86: Enable the queensbay cpu directory build
by Bin Meng
· Wed Dec 17 15:50:39 2014 +0800
8bfe066
x86: Convert microcode format to device-tree-only
by Simon Glass
· Wed Dec 17 15:50:37 2014 +0800
08e484c
x86: Add basic support to queensbay platform and crownbay board
by Bin Meng
· Wed Dec 17 15:50:36 2014 +0800
c8a5c41
x86: Correct problems in the microcode loading
by Simon Glass
· Mon Dec 15 22:02:41 2014 -0700
44679e7
x86: ivybridge: Update the microcode
by Simon Glass
· Mon Dec 15 22:02:40 2014 -0700
005f0af
x86: Support Intel FSP initialization path in start.S
by Bin Meng
· Fri Dec 12 21:05:31 2014 +0800
642d248
x86: Add post failure codes for bist and car
by Bin Meng
· Fri Dec 12 21:05:30 2014 +0800
01223e3
x86: queensbay: Adapt FSP support codes
by Bin Meng
· Fri Dec 12 21:05:29 2014 +0800
2922b3e
x86: Initial import from Intel FSP release for Queensbay platform
by Bin Meng
· Fri Dec 12 21:05:28 2014 +0800
8c5acf4
x86: Clean up asm-offsets
by Bin Meng
· Fri Dec 12 21:05:22 2014 +0800
e722852
Replace <compiler.h> with <linux/compiler.h>
by Masahiro Yamada
· Wed Nov 26 16:00:58 2014 +0900
d90f8e1
x86: Add initial video device init for Intel GMA
by Simon Glass
· Fri Nov 14 20:56:36 2014 -0700
9fc71c1
x86: Add GDT descriptors for option ROMs
by Simon Glass
· Fri Nov 14 20:56:29 2014 -0700
61612ed
x86: ivybridge: Add northbridge init functions
by Simon Glass
· Mon Nov 24 21:18:18 2014 -0700
cf46d37
x86: Add init for model 206AX CPU
by Simon Glass
· Mon Nov 24 21:18:16 2014 -0700
3121dbd
x86: Add LAPIC setup code
by Simon Glass
· Mon Nov 24 21:18:15 2014 -0700
2096c8f
x86: Drop old CONFIG_INTEL_CORE_ARCH code
by Simon Glass
· Mon Nov 24 21:18:14 2014 -0700
cb9d9cb
x86: Refactor interrupt_init()
by Bin Meng
· Thu Nov 20 16:11:16 2014 +0800
57a6cd8
x86: Remove cpu_init_r() for x86
by Bin Meng
· Thu Nov 20 16:11:00 2014 +0800
25727c2
x86: Call cpu_init_interrupts() from interrupt_init()
by Bin Meng
· Thu Nov 20 16:10:49 2014 +0800
e804501
x86: Add Intel speedstep and turbo mode code
by Simon Glass
· Fri Nov 14 18:18:43 2014 -0700
79248a1
x86: ivybridge: Set up XHCI USB
by Simon Glass
· Fri Nov 14 18:18:42 2014 -0700
194d757
x86: ivybridge: Set up EHCI USB
by Simon Glass
· Fri Nov 14 18:18:40 2014 -0700
cd0adb3
x86: ivybridge: Add SATA init
by Simon Glass
· Fri Nov 14 18:18:38 2014 -0700
06409c9
x86: ivybridge: Add additional LPC init
by Simon Glass
· Fri Nov 14 18:18:35 2014 -0700
f307708
x86: ivybridge: Add PCH init
by Simon Glass
· Fri Nov 14 18:18:34 2014 -0700
17f1c40
x86: ivybridge: Add support for BD82x6x PCH
by Simon Glass
· Fri Nov 14 18:18:32 2014 -0700
75a042b
x86: pci: Add handlers before and after a PCI hose scan
by Simon Glass
· Fri Nov 14 18:18:28 2014 -0700
20ec253
x86: Factor out common values in the link script
by Simon Glass
· Fri Nov 14 18:18:25 2014 -0700
1eb8ebc
x86: Ensure that all relocation data is included in the image
by Simon Glass
· Fri Nov 14 18:18:24 2014 -0700
d9de96d
x86: Remove board_early_init_r()
by Simon Glass
· Fri Nov 14 18:18:22 2014 -0700
6e3af1e
x86: Add ivybridge directory to Makefile
by Simon Glass
· Mon Nov 24 21:18:20 2014 -0700
b660ae7
Merge git://git.denx.de/u-boot-x86
by Tom Rini
· Mon Nov 24 12:00:00 2014 -0500
2024319
x86: use CONFIG_SYS_COREBOOT to descend into coreboot/ directory
by Masahiro Yamada
· Thu Nov 13 12:28:41 2014 +0900
40e73b1
kbuild: Descend into SOC directory from CPU directory
by Masahiro Yamada
· Thu Nov 13 12:28:40 2014 +0900
db20464
linux/kernel.h: sync min, max, min3, max3 macros with Linux
by Masahiro Yamada
· Fri Nov 07 03:03:31 2014 +0900
268eefd
x86: ivybridge: Implement SDRAM init
by Simon Glass
· Wed Nov 12 22:42:28 2014 -0700
d22f5c9
x86: ivybridge: Add LAPIC support
by Simon Glass
· Wed Nov 12 22:42:27 2014 -0700
9f0afe7
x86: Make show_boot_progress() common
by Simon Glass
· Wed Nov 12 22:42:26 2014 -0700
30580fc
x86: ivybridge: Add early init for PCH devices
by Simon Glass
· Wed Nov 12 22:42:23 2014 -0700
f79d538
x86: ivybridge: Perform Intel microcode update on boot
by Simon Glass
· Wed Nov 12 22:42:21 2014 -0700
367077a
x86: ivybridge: Check BIST value on boot
by Simon Glass
· Wed Nov 12 22:42:20 2014 -0700
f226c41
x86: ivybridge: Perform initial CPU setup
by Simon Glass
· Wed Nov 12 22:42:19 2014 -0700
59762bc
x86: Tidy up coreboot header usage
by Simon Glass
· Wed Nov 12 22:42:16 2014 -0700
dcfac35
x86: ivybridge: Add early LPC init so that serial works
by Simon Glass
· Wed Nov 12 22:42:15 2014 -0700
a205b1d
x86: pci: Allow configuration before relocation
by Simon Glass
· Wed Nov 12 22:42:14 2014 -0700
3274ae0
x86: ivybridge: Enable PCI in early init
by Simon Glass
· Wed Nov 12 22:42:13 2014 -0700
Next »