Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 865778a65f78303b5e8f8d9161ffbae57d1f99cb / arch / arm / cpu / armv7 / mx6 / ddr.c
  1. c448df7 ARM: mx6: ddr: use Kconfig for inclusion of DDR calibration routines by Eric Nelson · Sun Oct 30 16:33:50 2016 -0700
  2. ec4fe26 mx6: ddr: add routine to return DDR calibration data by Eric Nelson · Sun Oct 30 16:33:49 2016 -0700
  3. a09d68a mx6: ddr: pass mx6_ddr_sysinfo to calibration routines by Eric Nelson · Sun Oct 30 16:33:48 2016 -0700
  4. 4285a53 mx6: ddr: allow 32 cycles for DQS gating calibration by Eric Nelson · Sun Oct 30 16:33:47 2016 -0700
  5. cb3c121 mx6: ddr: Allow changing REFSEL and REFR fields by Fabio Estevam · Mon Aug 29 20:37:15 2016 -0300
  6. 9dba13b imx: mx6: ddr: support i.MX6D/QPlus by Peng Fan · Mon May 23 18:35:57 2016 +0800
  7. 6861c5a imx: mx6: use simpler runtime cpu dection macros by Peng Fan · Mon May 23 18:35:54 2016 +0800
  8. 2302357 arm: imx6: Switch DDR3 calibration to wait_for_bit() by Marek Vasut · Wed Mar 02 14:49:51 2016 +0100
  9. ab257ed arm: imx6: Add DDR3 calibration code for MX6 Q/D/DL by Marek Vasut · Wed Dec 16 15:40:06 2015 +0100
  10. 4648332 imx: ddr: drop duplicated debug info by Peng Fan · Thu Oct 15 18:06:00 2015 +0800
  11. b96b74c Revert "imx: mx6: ddr correct tRFC and tXS" by Peng Fan · Tue Sep 01 11:03:14 2015 +0800
  12. da7ada0 imx: mx6: ddr: add LPDDR2 support by Peng Fan · Mon Aug 17 16:11:04 2015 +0800
  13. 77e8695 imx: mx6: ddr init MMDC according to ddr_type by Peng Fan · Mon Aug 17 16:11:03 2015 +0800
  14. d226fac imx: mx6: ddr add dram io configuration and header file for i.MX6SL by Peng Fan · Mon Aug 17 16:11:00 2015 +0800
  15. 6b43bbd imx: mx6: ddr correct tRFC and tXS by Peng Fan · Mon Aug 17 16:10:59 2015 +0800
  16. 1b81b06 imx: mx6: ddr no support MMDC1 for i.MX6SL by Peng Fan · Mon Aug 17 16:10:58 2015 +0800
  17. 98f11a1 imx:mx6ul add dram spl configuration and header file by Peng Fan · Mon Jul 20 19:28:33 2015 +0800
  18. 591fe97 arm: mx6: ddr: set fast-exit on DDR3 if pd_fast_exit specified by Tim Harvey · Mon May 18 07:07:02 2015 -0700
  19. a2534ba arm: mx6: ddr3: Remove dead code by Nikolay Dimitrov · Fri May 08 13:06:50 2015 +0300
  20. 99c25ff arm: mx6: Clamp MMDC and DDR3 clocks for timing calculations by Nikolay Dimitrov · Wed Apr 22 18:37:31 2015 +0300
  21. fe1723f arm: mx6: ddr: add pd_fast_exit flag to system information by Tim Harvey · Fri Apr 03 16:52:52 2015 -0700
  22. 2ecdd02 imx:mx6sx add dram io configure for mx6sx by Peng Fan · Tue Dec 30 17:24:01 2014 +0800
  23. b62b39b cosmetic: replace MIN, MAX with min, max by Masahiro Yamada · Thu Sep 18 13:28:06 2014 +0900
  24. 4a50ec2 arm: mx6: ddr: fix cs0_end calculation by Nikita Kiryanov · Wed Aug 20 15:08:58 2014 +0300
  25. a810c95 arm: mx6: ddr: configure MMDC for slow_pd by Nikita Kiryanov · Wed Aug 20 15:08:57 2014 +0300
  26. 6816f71 arm: mx6: ddr: do not write into reserved bit by Nikita Kiryanov · Wed Aug 20 15:08:56 2014 +0300
  27. c475346 arm: mx6: ddr: cleanup by Nikita Kiryanov · Sun Sep 07 18:58:11 2014 +0300
  28. 4a46360 ARM: mx6: Handle the MMDCx_MDCTL COL field caprices by Marek Vasut · Mon Aug 04 01:47:10 2014 +0200
  29. 8ab871b mx6: add mmdc configuration for MX6Q/MX6DL by Tim Harvey · Mon Jun 02 16:13:23 2014 -0700