Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
7e1fb09c1c3fa569d2837f38b88d8d0122509fd9
/
drivers
/
video
/
ipu_common.c
331fcb5
ipu_common: Let the MX6 IPU clock be calculated in run-time
by Fabio Estevam
· Wed Sep 06 13:49:31 2017 -0300
3e7ad7d
video: ipuv3_fb: skip IPU shutdown if IPU was not enabled before
by Anatolij Gustschin
· Mon Sep 04 23:33:45 2017 +0200
56a931c
treewide: replace #include <asm/errno.h> with <linux/errno.h>
by Masahiro Yamada
· Wed Sep 21 11:28:55 2016 +0900
93fd8c2
video: ipu_common: fix build error
by Peng Fan
· Thu Apr 28 10:07:53 2016 +0800
b2e3150
video: ipu: avoid overflow issue
by Peng Fan
· Wed Mar 09 16:07:21 2016 +0800
2729883
video, ipu: make ldb clock frequency overwritable through board code
by Heiko Schocher
· Mon Apr 20 07:53:48 2015 +0200
086f081
video, ipu: make ldb_clock configurable
by Heiko Schocher
· Mon Apr 20 07:52:21 2015 +0200
a175d30
video: ipu: prevent warnings with W=1
by Jeroen Hofstee
· Wed Oct 08 22:57:47 2014 +0200
d79de1d
Add GPL-2.0+ SPDX-License-Identifier to source files
by Wolfgang Denk
· Mon Jul 08 09:37:19 2013 +0200
dec2aef
ipu common: reset ipuv3 correctly
by Liu Ying
· Sat Oct 06 04:16:04 2012 +0000
461a00a
mx5: Use explicit clock gate names
by Benoît Thébaudeau
· Thu Sep 27 10:21:00 2012 +0000
e427954
i.MX6: provide functional names for CCM_CCGR0-CCGR6 bit fields
by Eric Nelson
· Fri Sep 21 07:33:51 2012 +0000
5018c55
ipu_common: Add ldb_clk for use in parenting the pixel clock
by Eric Nelson
· Thu May 31 07:24:02 2012 +0000
82692e2
ipu_common: Do not hardcode the ipu_clk frequency
by Fabio Estevam
· Thu May 31 07:24:00 2012 +0000
2e1b929
ipu_common: Rename MXC_CCM_BASE
by Fabio Estevam
· Thu May 31 07:23:59 2012 +0000
581a17e
ipu_common: Let clk_ipu_enable/disable only run on MX51 and MX53
by Fabio Estevam
· Thu May 31 07:23:58 2012 +0000
0dfdcac
ipu_common: Only apply the erratum to MX51
by Fabio Estevam
· Thu May 31 07:23:57 2012 +0000
ed5939d
MX51: Add IPU driver for video support
by Stefano Babic
· Wed Oct 13 12:16:35 2010 +0200