Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
7c9d077dbdb84e480080d1a07e8b78dcaa0a2447
/
drivers
/
clk
/
ti
9332a637
arm: mach-k3: j722s: introduce clock and device files for wkup spl
by Jayesh Choudhary
· Wed Jun 12 14:41:16 2024 +0530
21b2177
clk: ti: clk-k3: use IS_ENABLED macro and fix the clock-data order
by Jayesh Choudhary
· Wed Jun 12 14:41:13 2024 +0530
dec7ea0
Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"
by Tom Rini
· Mon May 20 13:35:03 2024 -0600
abb9a04
Revert "Merge patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet""
by Tom Rini
· Sat May 18 20:20:43 2024 -0600
32fa621
clk: Remove <common.h> and add needed includes
by Tom Rini
· Wed May 01 19:30:36 2024 -0600
9a83dcd
arm: mach-k3: am62px: introduce clock and device files for wkup spl
by Bryan Brattlof
· Tue Mar 12 15:20:21 2024 -0500
b93ab92
arm: mach-k3: j784s4: Add clk and power support
by Apurva Nandan
· Sat Feb 24 01:51:44 2024 +0530
eaa39c6
tree-wide: Replace http:// link with https:// link for ti.com
by Nishanth Menon
· Wed Nov 01 15:56:03 2023 -0500
a5135b8
clk: ti: k3-pll: Add calibration support for non fractional mode
by Vishal Mahaveer
· Mon Oct 23 08:35:46 2023 -0500
c31616f
clk: ti: clk-sci: Notify AVS driver based upon clock rate
by Udit Kumar
· Thu Sep 21 22:33:43 2023 +0530
c648daa
clk: ti: clk-k3: Notify AVS driver upon setting clock rate
by Udit Kumar
· Thu Sep 21 22:30:38 2023 +0530
511a047
drivers: fix debug string with fdt_addr_t input
by Johan Jonker
· Mon Mar 13 01:32:57 2023 +0100
2d982b7
arm: mach-k3: am62a: introduce auto-generated SoC data
by Bryan Brattlof
· Thu Nov 03 19:13:56 2022 -0500
a9768c9
arm: mach-k3: am62: Introduce autogenerated SoC data
by Suman Anna
· Wed May 25 13:38:43 2022 +0530
cfc77ff
clk: Remove no-op request and rfree callbacks
by Sean Anderson
· Wed Dec 01 14:51:00 2021 -0500
e04854b
clk: clk-k3: Add support for J721S2 SoC
by David Huang
· Tue Jan 25 20:56:33 2022 +0530
a1b654b
treewide: invaild -> invalid
by Sean Anderson
· Wed Dec 01 14:26:53 2021 -0500
d441175
clk: ti: add am33xx/am43xx spread spectrum clock support
by Dario Binacchi
· Sun Sep 26 11:58:58 2021 +0200
db4c2dc
clk: ti: k3: Update driver to account for divider flags
by Suman Anna
· Tue Sep 07 17:16:58 2021 -0500
6bc722e
clk: ti: k3-pll: Change DIV_CTRL programming to read-modify-write
by Dave Gerlach
· Tue Sep 07 17:16:57 2021 -0500
82ceb0d
clk: add support for TI K3 SoC clocks
by Tero Kristo
· Fri Jun 11 11:45:14 2021 +0300
81744b7
clk: add support for TI K3 SoC PLL
by Tero Kristo
· Fri Jun 11 11:45:13 2021 +0300
1770884
clk: sci-clk: fix return value of set_rate
by Tero Kristo
· Fri Jun 11 11:45:10 2021 +0300
eff80eb
clk: ti: am3-dpll: use custom API for memory access
by Dario Binacchi
· Sat May 01 17:05:25 2021 +0200
3693460
clk: ti: gate: use custom API for memory access
by Dario Binacchi
· Sat May 01 17:05:24 2021 +0200
ac7c705
clk: ti: change clk_ti_latch() signature
by Dario Binacchi
· Sat May 01 17:05:23 2021 +0200
6dfe426
clk: ti: add custom API for memory access
by Dario Binacchi
· Sat May 01 17:05:22 2021 +0200
9fcb0d7
clk: ti: improve debug messages for clkctrl driver
by Dario Binacchi
· Sat Feb 13 12:02:30 2021 +0100
3ba929a
common: Drop asm/global_data.h from common header
by Simon Glass
· Fri Oct 30 21:38:53 2020 -0600
f686e4d
dm: fix build errors generated by last merges
by Dario Binacchi
· Fri Jan 15 09:10:26 2021 +0100
d4352b8
clk: move clk-ti-sci driver to 'ti' directory
by Dario Binacchi
· Wed Dec 30 00:16:20 2020 +0100
4707e38
clk: ti: omap4: add clock manager driver
by Dario Binacchi
· Wed Dec 30 00:16:18 2020 +0100
59ea184
clk: ti: add support for clkctrl clocks
by Dario Binacchi
· Wed Dec 30 00:06:39 2020 +0100
b96e897
clk: ti: add gate clock driver
by Dario Binacchi
· Wed Dec 30 00:06:36 2020 +0100
d284157
clk: ti: add divider clock driver
by Dario Binacchi
· Wed Dec 30 00:06:35 2020 +0100
6e6eb8b
clk: ti: am33xx: add DPLL clock drivers
by Dario Binacchi
· Wed Dec 30 00:06:34 2020 +0100
da3b020
clk: ti: add mux clock driver
by Dario Binacchi
· Wed Dec 30 00:06:32 2020 +0100