Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7a7e2c767be45c5d49b04bd8c9fabcfc8cb18231 / drivers / clk / clk_fixed_factor.c
  1. aad29ae dm: treewide: Rename ofdata_to_platdata() to of_to_plat() by Simon Glass · Thu Dec 03 16:55:21 2020 -0700
  2. fa20e93 dm: treewide: Rename dev_get_platdata() to dev_get_plat() by Simon Glass · Thu Dec 03 16:55:20 2020 -0700
  3. 71fa5b4 dm: treewide: Rename 'platdata' variables to just 'plat' by Simon Glass · Thu Dec 03 16:55:18 2020 -0700
  4. 8a2b47f dm: treewide: Rename auto_alloc_size members to be shorter by Simon Glass · Thu Dec 03 16:55:17 2020 -0700
  5. d66c5f7 dm: core: Require users of devres to include the header by Simon Glass · Mon Feb 03 07:36:15 2020 -0700
  6. 0e845c8 clk: Remove clock ID check in .get_rate() of clk_fixed_* by Lukasz Majewski · Mon Jun 24 15:50:37 2019 +0200
  7. 8d28c3c clk: Add fixed-factor clock driver by Anup Patel · Mon Feb 25 08:14:55 2019 +0000